KLM8G1GEME-B041 emmc5.1 datasheet

所需积分/C币:6 2018-04-08 16:09:15 630KB PDF
117
收藏 收藏
举报

KLM8G1GEME-B041 emmc5.1 datasheet 新款三星emmc存储芯片文档 很辛苦找到的
SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC Table of contents 1.0 PRODUCT LIST 4 2.0 KEY FEATURES 3 0 PACKAGE CONFIGURATIONS 3. 1 153 Ball Pin Configuration 3.1.1 11.5mm x 13mm x 0.8mm Package Dimension 3.2 Product architecture 4.0HS400 mode 5.0 New eMMC5 1 Features 5567899 5.1 Overview 2 Command Queuing 5.2. 1 CMD Set Description 5.2.2 New Response: QSR(Queue Status Register) 5.2. 3 Send status: CMD13 5.2.4 Mechanism of CMD Queue operation 5.2.5 CMD Queue Register description 5.3 Enhanced strobe mode 10 4 RPMB Throughput improve 5.5 Secure Write Protection 11 6.0 Technical notes 12 6. 1 S/ Algorithm 6.1.1 Partition Management 1能 6.1.1.1 Boot area Partition and RPmB area partition 6.1.1.2 Enhanced Partition(Area) 22223 6.1.2 Boot operation 6.1.3 User Density..... 144 6.1.4 Auto Power Saving mode 14 6.1.5 Performance 70 REGISTER VALUE 16 7.1 CR Register…… 16 7.2 CID Register 16 7.2.1 Product name table(In CID Register 7. 3 CSD Register..... 7. 4 EXtended CSD Register 18 8.0 AC PARAMETER 23 1 Timing Parameter 8. 2 Previous Bus Timing Parameters for DDR52 and HS200 mode are defined by JEDEC standard 23 8. 3 Bus Timing Specification in HS400 mode 23 8.3. 1 HS400 Device Input Timing 8.3.2 HS400 Device Output Timing 24 8. 4 Bus signal levels 8. 4. 1 Open-drain mode bus signal level 8.4.2 Push-pull mode bus signal level eMM 25 9.0 DC PARAMETER 9. 1 Active Power Consumption during operation 26 2 Standby power Consumption in auto power saving mode and standby state 9. 3 Sleep Power Consumption in Sleep State 9. 4 Bus Signal Line Load.. 27 IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS SAMSUNG SAMSUNG ELECTRONICS SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC INTRODUCTION SAMSUNG eMMC is an embedded mmc solution designed in a bga package form eMMc operation is identical to a mmc device and therefore is a sim- ple read and write to memory using MMc protocol v5. 1 which is a industry standard eMMC consists of NAND flash and a MMc controller 3v supply voltage is required for the NANd area (VDDF or VCC)whereas 1. 8V or 3V dual supply voltage (VDD or vccQ)is supported for the MMC controller. SAMSUNG eMMC supports 200MHZ DDR-up to 400MBps with bus widths of 8 bit in order to improve sequential bandwidth, especially sequential read performance There are several advantages of using eMMC. It is easy to use as the Mmc interface allows easy integration with any microprocessor with MMc host Any revision or amendment of NANd is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market The embedded flash management software or FTL(Flash Transition Layer)of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance 1.0 PRODUCT LIST [Table 1] Product List Capacities eMMC Part ID NAND Flash Type User Density ( Power System Package size Pin Configuration Interface powe ∨DD(1.70V-1.95or 8 GB KLM8G1GEME-B04164Gb MLC X1 91.02% 27-3.6V) 11.5mm x 13mm x 0.8mm153FBGA VDDF(2.7V -36v) 20 KEY FEATURES embedded MultiMediacard Ver. 5.1 compatible SAMSUNG eMMC supports features of eMMC5 1 which are defined in JEDEC Standard Supported Features: Packed command, Cache, Discard, Sanitize, Power Off Notification, Data Tag Partition types, Context ID, Real Time Clock, Dynamic Device Capacity, Command Queuing, Enhanced Strobe Mode, Secure Write Protection, HS200, HS400, Field Firmware Update Non-supported Features: Large Sector Size(4KB) Full backward compat bility with previous Multi Mediacard system specification (1bit data bus, multi-eMMC systems Data bus width: 1bit(Default), 4bit and 8bit MMC I/F Clock Frequency: 0-200MHZ MMC I/F Boot Frequency 52MHz Temperature: Operation(25°C~85°C, Storage without operation(-40°c~85°C) Power: Interface power >VDD(VCCQ)(1.70V-195V or 2.7V-3.6V), Memory power >VDDF(VCC)(2.7V- 3.6v) IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 3.0 PACKAGE CONFIGURATIONS 3.1 153 Ball Pin Configuration [Table 2]153 Ball Information Pin no Name -Nc DATO A4 DAT 1 DAT2 画画 DAT B3 DATa B4 DAT5 B5 DAT 234567 91011121314 DAT A○○的的的○○○○○○ K5 RSTN B○○○O○○○○○ VDD c○((②○○○○○○○○ M4 VDD ○○○○ VDD E○○○@@四姆○① VDD P5 VDD E6 VDDF G F5 VDDE ⊙○○○ J10 VDDF VDDF K○○○6网四@@○○○ VDDI ○○○ M5 CMD M○○○@她@○○○○○○○○ H5 Data strobe N○○@○○C○○○○ J5 SS P○○@@四○○○e○○○ A6 VSS 回國國 C4 VSS 5 SS H10 VSS VSS N2 VSS N5 VSS P4 VSS P6 VSS Figure 1.153-FBGA CLK: Clock input Data Strobe: Newly assigned pin for HS400 mode Data Strobe is generated from e. MMc to host In HS400 mode, read data and crc response are synchronized with data strobe CMD: a bidirectional signal used for device initialization and command transfers Command operates in two modes, open -drain for initialization and push-pull for fast command transfer DATO-7: Bidirectional data channels. It operates in push-pull mode RST n: H/ reset signal pin VDDF(VCC): Supply voltage for flash memory VDD(VCCQ): Supply voltage for memory controller VDDi: Internal power node to stabilize regulator output to controller core logics VSs: Ground connections IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS 5 SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 3.1.1 11.5mm x 13mm x 0.8mm Package Dimension #A1 INDEX MARK 1150+C.10 a0.08 MAX 050×13=6.50 14131211098|76543 (Datum A) A (Datum B)c oOO OOO o oo OO秒 M O 153-0030+00 50 20.20Al 0.22+00 TOP VIEW BOTTOM VIEW Figure 2. 11.5mm x 13mm x 0.8mm Package Dimension IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS 6 SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 3.2 Product Architecture eMMC consists of NAND Flash and Controller. Vop (cco) is for Controller power and VDD(Vcc)is for flash power RESET Core Regulator爸 Roquirod fo: 3.GV VDD Control Signa Nemory VDDi Data strobe Logic Data bus CMD Block MMC Controlle Figure 3. eMMC Block Diagram Parameter Symbo Min Max Unit 1.70 195 Voltage 2 2.7 3.6 Vop cap value 2 uF DDF cap Value DDF 2 F Vppi cap. Value 4.7 UF IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 40HS400 mode eMMC50 product supports high speed DDR interface timing mode up to 400MB/s at 200MHz with 1.8V 1/ O supply HS400 mode supports the following features DDR Data sampling method CLK frequency up to 200MHZ DDR- up to 400Mbp Only 8-bits bus width available Signaling levels of 1.8V Six selectable Drive Strength(reter to the table below) [Table 3]10 driver strength types Driver Type/HS200& HS400 Nominal Impedance Approximated driving Remark Support capability compared to Type-0 Default 50g x1 Default Driver Type Supports up to 200MHz operation Optional 339 1.5 Supports up to 200MHz Operation Optional 66Q x0.75 The weakest driver that supports up to 200MHz operation 3 Optional 1009 x0.5 For low noise and low EMI systems Maximal operating frequency is decided by Host design Optional 409 1.2 Supports up to 200MHz DDR operation NOTE: 1)Support of Driver Type- is default for HS200& H$400 Device, while supporting Driver types 1-4 are optional for HS200 HS400 Device [Table 4]Device type values(EXT CSD register: DEVICE TYPE [196]) Biⅰt Device Type Supportability HS400 Dual Data Rate eMMC 200 MHz-12V 1/0 Not support 765432 HS400 Dual Data Rate eMMC 200 MHz -1.8Vl/O Support HS200 Single Data Rate eMMC@200 MHz-12V V/O Not support HS200 Single Data Rate eMMC 200 MHz-1.8V1O Support High-Speed Dual Data Rate eMMC@ 52MHz-1.2V/O Not support High-Speed Dual Data Rate eMMC 52MHz -18V or 3V170 Support High-Speed eMMC O 52MHz- at rated device voltage(s) Support High-Speed eMMC 26MHz-at rated device voltage(s) Support [Table 5]Extended CSD revisions(EXT_ CSD register: EXT CSD_REV[192]) Value Timing Interface EXT CSD Register value 255-8 Reserved Revision1.8(for MMC V5.1) 0×08 8765432 Revision 1.7(for MMC V5.0) Revision 1.6(for MMC V4.5, V4.51) Revision 1.5(for MMC V4.41) Revision 1.4(obsolete) Revision 1.3 (for MMC V4. 3) Revision 1.2(for MMC V4.2) Revision 1.1(for MMC V4. 1) Revision 1.0(for MMC V4.0) [Table 6 High speed timing values(EXI CSD register: HS_ TIMING [185]) Value Timing Interface Supportability 0x0 Selecting backwards compatibility interface timing Support High Speed Support x2 HS200 Support 0x3 HS400 Support IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS 8 SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 5.0 New eMMC5 1 Features 5. 1 Overview New Feature JEDEC Support Cache Flushing Report Mandatory Yes Background operation control Mandatory Yes Command Queuing Optional Yes Enhanced strobe Optional RPMB Throughput improve Optional Yes Secure Write Protection Optional Yes 5.2 Command Queuing To facilitate command queuing in eMMC, the device manages an internal task queue that the host can queue during data transfer tasks Every task is issued by the host and initially queued as pending. The device works to prepare pending tasks for execution. When a task is ready for exe- cution, its state changes to"ready for execution The host tracks the state of all queued tasks and may order the execution of any task, marked as "ready for execution, by sending a command indicating its task ID. The device executes the data transfer transaction after receiving the execute command(cMD4 6/CMD47) 5.2.1 CMD Set Description [Table 7] CMD Set Description and Details CMD Type Argument Abbreviation Purpose [31 Reliable Write Request [30]DAT DIR-" write /"1read 29]tag request CMD44 ac/R1/[28: 25]context ID QUEUED TASK PARAMS Define direction of operation(Read or Write)and [24] forced programming Set high priority CMD Queue with task ID [23] Priority: "0"simple/"1" high [20: 16] TASK ID [15: 0] number of blocks CMD45 ac/R1[31: 0] Start block address QUEUED TASK ADDRESS Indicate data address for Queued CMD CMD46 adtc/R1 [20: 161 TASK ID EXECUTE READ TASK (Read) Transmit the requested number of data blocks CMD47 adtc/R1[20: 16] TASK ID EⅩ ECUTE WRITE TASK (Write)Transmit the requested number of data blocks CMD48 ac/R1b [20: 16] Task ID Reset a specific task or entire queue [3: 0 ]TM op-code CMDQ TASK MGMT 20: 16] when TM op-code 2h these bits represent TaskID When TM op-code 1h these bits are reserved 5.2.2 New Response: QSR (Queue Status Register) The 32-bit Queue Status Register(QSR)carries the state of tasks in the queue at a specific point in time. The host has read access to this register through device response to SEND_ STATUS command(CMD13 with bit[ 15]=1),R1's argument will be the 32-bit Queue Status Register(QSR). Every bit in the QSR represents the task who's id corresponds to the bit index. If bit QsR[]=0, then the queued task with a Task id i is not ready for execution. The task may be queued and pending or the task Id is unused. If bit QsRO=1, then the queued task with Task id i is ready for execution 5.2.3 Send status: CMD13 CMD1 3 for reading the Queue Status Register(QSR) by the host. If bit[15]in CMD13's argument is set to 1, then the device shall send an R1 Response with the QSr instead of the Device Status. There is still legacy CMD13 with Response IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS 9 SAMSUNG SAMSUNG CONFIDENTIAL Rev. 1.0 KLM8GIGEME-B041 datasheet e MMC 5.2. 4 Mechanism of CMd Queue operation Host issues CMD44 with Task ID number, Sector, Count, Direction, Priority to the device followed by CMD45 and host checks the Queue Status check with CMD13 [15]bits to 1. After that host issues CMD46 for Read or CMD47 for write During CMD queue operation, CMD44/CMD45 is able to be issued at anytime when the Cmd line is not in use Read Execution 46‖R1 CMD 44R145R144R145R1 13QSR 44R145‖R1 13QSR 47R1 *Write Execution DATA Data Data 5.2.5 CMD Queue Register description Configuration and capability structures shall be added to the EXT CSD register, as described below [Table 8] CMD Queuing Support(EXT CSD register: CMDQ SUPPORT [308D Bit7 Bit6 Bit5 Bit4 Bit Bit2 Bit1 Bito Reserved CMD Queue supportability This field indicates whether the device supports command queuing or not OXO: CMD Queue function is not supported Ox1: CMD Queue function is supported [Table 9] Command Queue Mode Enable(EXT CSD register: CMDQ_ MODE_ EN [15]) Bit7 Bit6 Bit5 Bit4 Bit Bit2 Bit1 Bito Reserved This field is used by the host enable command queuing OxO: Queue function is not enabled Ox1: Queue function is enabled [Table 10] CMD Queuing Depth (EXT CSD register: CMDQ DEPTH [307) Bit7 Bit6 Bit5 Bit4 Bit Bit2 Bit1 Bito Reserved N This field is used to calculate the depth of the queue supported by the device Bit encoding [7: 5]: Reserved [4: 0]: N, a parameter used to calculate the Queue Depth of task queue in the device Queue Depth =N+1 5.3 Enhanced strobe mode This product supports Enhanced Strobe in HS400 mode and refer to the details as described in eMMC5. 1 JEDEC standard 5.4 RPMB Throughput improve [Table 11] Related parameter register in EXT CSD: WR REL PARAM [166] Name Field Bit Enhanced rPmb reliable write EN RPMB REL WR 4 R Bit[4]: EN RPMB REL WR(R) 0X0: RPMB transfer size is either 256B (single 512B frame)or 512B (Two 512B frame 0 x1: RPMB transfer size is either 256B (single 512B frame ) 512B(Two 512B frame), or 8KB(Thirthy two 512B frames) IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS SAMSUNG

...展开详情
试读 27P KLM8G1GEME-B041 emmc5.1  datasheet
立即下载 低至0.43元/次 身份认证VIP会员低至7折
一个资源只可评论一次,评论内容不能少于5个字
sunweiook 资料挺好的
2019-05-29
回复
pigedong 好东东谢谢分享
2018-07-24
回复
zhaohui751 很难找的资料谢谢!
2018-07-23
回复
true264 确实是很难找的资料 谢谢了
2018-05-31
回复
您会向同学/朋友/同事推荐我们的CSDN下载吗?
谢谢参与!您的真实评价是我们改进的动力~
关注 私信
上传资源赚积分or赚钱
最新推荐
KLM8G1GEME-B041 emmc5.1 datasheet 6积分/C币 立即下载
1/27
KLM8G1GEME-B041 emmc5.1  datasheet第1页
KLM8G1GEME-B041 emmc5.1  datasheet第2页
KLM8G1GEME-B041 emmc5.1  datasheet第3页
KLM8G1GEME-B041 emmc5.1  datasheet第4页
KLM8G1GEME-B041 emmc5.1  datasheet第5页
KLM8G1GEME-B041 emmc5.1  datasheet第6页

试读结束, 可继续读3页

6积分/C币 立即下载 >