debussy学习小结

所需积分/C币:10 2013-08-28 899KB PDF
评分

作为数字IC前端设计的必备工具,debussy具有强大的波形debug功能,本文档根据实际使用经验,对debussy进行了总结。
卜x↑Fnth simu ator status Stop Event sirri lalion Traced Time Simulator Terminate EE 0- Time: 0.000 un/Continue Nes↑Lrif TinTe dEbussy wa皆e2LAB/山EmD/verg/ VErilog fsd File sIgmal VBw WEvefomt Anacn Taol Windowe Help 白2xe|20474543@即B++xm 4 p siqnn signal walue waveform cursor full scale marker zoom scale window cursar window window rgler 8 Be当型 反L出高++D irT:中 L解 Zoom Zoon Lart Pp WRN forward Tras Shde S N* 5 产Tih History Lno Next In Hcrorh cdkgiund EntnwDispkry 1 多ecd History briner Previous In Hierarchy torward E<Debussy state: 5>state_s im machine1 state-machine FSM0: 49: 97: FSM state -I File view FSM To W indo hel Q9“。B-|m++ idle read1 wrIte read2 Import Design FI Litrary Fromm File virtual Tag ve p ort dehusswdemarverllogrrthTop odulew BrOnse Working Directory. rempart nameoungvat/debussy dema/verilog/rti BroSE Design Top Mapping Patrr 'expor thome 01nowasdebussY'demo verilogrtlwdrkIb++ OpticS Refresh K d Library Option Librari Namt Fath Browse ieee ' home O1 n0 33 /debussy 'etcskdb/hd l 64 ieee. lib std export home 01 novas debussy fetc. 64 td.lib++ Delete ynopsys'exporthorme 01 novas /debussy fetc. shell 4 is ynopsy s li noYas jexporthome 01 novas(debussy fetckdb hd 64 noY as lib+ export home O5/zhang/demo/verilog/rtl/work y Incremental load Generate netlistcon database OK ancel t Desi From LIbrary From File Lana口 verilog virtual Top BrowSE Default Directory, rexporthomeO1/novas/debussy/demo/veritagrmil BrOwSE asign Fi fexparthame/ bussy/dema// ti/child3.v Delete /中ham看1 RoYas/ bussy/demaverilog nl'maslery axportmomeo1/movasrdehussyrdemarverilog'rtl'mem,v exportmomeo l/novas debussyrdemorrerllog rtlpramy Options rrexporthomne@/novas/causey/dehaven og/rut un.I / homeof/notes/debussy/demd/verilog rtl/run. t u /exporthameo1navas(debussydemoA e] ALUBy childs u CCU.W 白 mastun 田□be CPCUv P memM 戏e x] TepMadue v r)pram emary srn child Schilde Flter ancel 在此选择要添加 在此选择要添加 件的路径 文件的路径 -s DebussynTraceMain: 1> system. i- cpu i PCU PCU(PCUv-/export//verilog/rtI/ File view source Trace Tools Hindon Help 回回e坐回中已 39me() 多yem BA CHILDt (sm childn)It 58// data bus L/ DFSM1- COME sol assign TIE0 =(C1 =s 0)? IIB: TDD FSM1SE◎ n CHILD2 (Ism child2) 62 aluays elregedgn C5 or regedge Femet) beg1 EN CHILD3 (sm_childs t「 reSet IIR=8ho 司 FSN COME else ItR- TUED 上2Bg光e,1CFU,1FCU,ds7:0】/ realte of trace driver D瑟42U让cl0ck,P前前tG,W,Rdaa,ad Ds°巴,v(44计pa1 wolock VHH,.k,ad;data 21广Ft观h零) <D> TopHodle, u52):.ditmldata 积,2CPu 1 crier pass throughs> 率D>F,v》:snd!R川?dett:8hgF Crimp( T HeRst Design. Source code window From the Soure Code Window, you can view source code, traverse design, and trace signals drivers/ loads/connectivity Jump Io the lirs instantiation. In the soune Cole window, double click in CPUin line 3 In the Source Code window. the design scope had been changed to line 42 aI sisTeR. L ine 42 is the verilog instantiation ol CPU 2. Jump to the module declaration by double clicking on i_CPU at line 42 Now, the design scope has changed hack to CPU module 3. Trace the signal's drivers by double clicking on data in line 35 This action is used to find the drivers of the clicked signal. You can see that all of the traced drivers are reported in the Message Window 4. Trace the next or previous drivers in a different design scope by clicking on the show Next In hierarchy or Show previous In hierarchy toolbar icoms respeclively This action will jump to the drivers in the diferen nt design scopes. In this particular examplc. clicking on Show Previous In Hierarchy jumps from paran prn)to i_PC0(PCU). 5. Jump to the drivers location from the Message window. In the Message Window, double click <D> TopModuie. v62): ,data( deta) This action will jump directly to the driver in which you are interested. 6. Change the viewing scope to i_cpa by double clicking on icpu CPU)in the Hierarchy browser 7. Select a signal, data! 7: 0 bus. by clicking on data in line 35 in the Source Code window 8. Add a bookmark by selecting Souree-> Toggle bookmark You can use bookmarks in iTrace lo jump quickly among previously marked source statements. Use bookmarks to keep a record of the imporlant decision branching during backtrace processing 9. Trace loads of data 7-0/ by clicking on the Trace Load toolbar icon. This action will list all of the loads that are driven by datc, Steps 4 and 5 allow you to jump to the loads in the same way as tracing a signal's drivers 10 Jump to the desired book mark by selecting Souree -> Bookmark> I TopModule. v( 35). This will go back to line 35 of TopMlodilev. TELLES the connectivity of data/7:ol 1. In the Source Code window, click on dotc in linc 35 2. Select Trace -y Connectivity This action will trace all connections of datc and report them in the lesage window d DoLLs nwav B No File Dicot 上 ie E nd wisw wawaluri nalu Tub write上甲 Open Dum FllerT ime Range: 0#12500 ns) expo thoneo1m0vaidebussyrdemo/venoyrYrt lsdo mm路数Mm.ft Eract same Net Filter:Fst Use Signal Grouping Rle Flle□ Cran File By Time Range Caneal Converted FsoB File Name a/eqorthameO1/ncvasltebussydamo'veriapiIE ALUB. 口 duma on risd 回cCuw 回masE 日]Pcuv rl mem.w eToaMndulev 回 paw M revs achild artist 回chld2w u vcd rIchis 囗 cpualias E syster 口emo Filter: C DeIcE 0地5如mr0的面时用

...展开详情
立即下载 最低0.43元/次 身份认证VIP会员低至7折
举报 举报 收藏 收藏
分享
35KB
Debussy

Debussy

2019-10-25 立即下载
129.24MB
Debussy5.4.zip

Debussy是NOVAS Software, Inc(思源科技)发展的HDL Debug & Analysis tool,这套软体主要不是用来跑模拟或看波形,它最强大的功能是:能够在HDL source code、schematic diagram、waveform、state bubble diagram之间,即时做trace,协助工程师debug。包涵破解文档和步骤

2018-04-22 立即下载
8KB
Debussy和modelsim仿真实例

debussy和modelsim联合仿真的实际例子,包括源码和一些关键的脚本配置,运行在windows下,每个LAB文件夹代表一个实验

2012-03-15 立即下载
31B
Debussy+破解完整版不分卷

Debussy5.4+破解完整版,不分卷,我给出的是我个人的百度网盘的链接地址,由于CSDN限制大于60M的,所以只给出下载链接,希望大家不要去别处浪费积分下载了

2015-08-20 立即下载
1.08MB
Debussy54v9-nt破解文件

用来破解debussy,win7 64bit系统下实测可行。 基本步骤: 1.安装debussy; 2.复制crack目录下dll到指定目录(见crack目录内文档); 3.运行crack.exe,选择安装好的目录c盘下的debussy.exe;

2017-08-11 立即下载
462B
Debussy-54v9-NT&Crack.rar 破解下载

Debussy-54v9确实较难下载,附件是寻找的几个迅雷下载达2M的地址,有几个地址可供选择,已经尝试,破解可用,使用方便,作为EDA开发设计高手的必备工具啊...

2011-09-19 立即下载
24KB
Debussy 5.4v9 破解文件

附件中的破解文件是针对Debussy 5.4v9 版本的,亲自测试过,可以成功破解,给大家分享一下。

2018-04-26 立即下载
442KB
debussy入门教程

Debussy是NOVAS Software, Inc(思源科技)發展的HDL Debug & Analysis tool,這套軟體主要不是用來跑模擬或看波形,它最強大的功能是:能夠在HDL source code、schematic diagram、waveform、state bubble diagram之間,即時做trace,協助工程師debug。

2009-03-27 立即下载
129.24MB
Debussy HDL Debug & Analysis tool(含破解)

Debussy 是思源科技发展的HDL Debug & Analysis tool,这套软体主要不是用来跑模拟或看波形,它最强大的功能是:能够在HDL source code、schematic diagram、waveform、state bubble diagram之间,即时做trace,协助工程师debug,Debussy v5.0以后的新版本,还提供了nLint -- check coding style & synthesizable,可以协助工程师了解如何写好coding style,并养成习惯。

2019-01-22 立即下载
129.72MB
debussy5.4V9

debussy的安装和破解文件,此版本为windows最新的。和modelsim进行联合仿真使用,大幅提升仿真效率,推荐学习FPGA的学习使用。

2018-07-30 立即下载
38.15MB
Debussy-54v9-NT带破解_part1

Debussy-54v9-NT,windows下最后一个版本,知道的都明白价值,分四个包上传

2012-04-15 立即下载
24KB
Debussy 5.4v9 破解程序

Debussy 5.4v9 破解程序

2015-10-16 立即下载
80KB
debussy字体下载

debussy字体是一款时尚产品设计字体

2019-10-24 立即下载
129.46MB
Debussy-5.4-Windows.zip

非常好用的Verilog代码阅读工具,可以定位代码位置等多个功能,FPGA开发必备工具,虽然现在软件停更,但是依旧经典

2020-04-18 立即下载
112KB
如何在verdi中直接查看状态机的状态名

如何在verdi中直接查看状态机的状态名 同样适用于debussy

2013-07-18 立即下载
972KB
Debuss-54v9破解 crack软件(完整版带dll,win10适用版)

Debussy-54v9-NT的破解软件crack,带有全部dll,亲测win10下也适用。不是网上那种残缺版!

2019-04-27 立即下载
666KB
mfc71与msvcr71

mfc71与msvcr71 (mfc71.dll下载)当运行程序或者游戏时,系统弹出错误提示“找不到或者没有找到mfc71.dll”时,说明您系统中缺失这个dll文件或者该dll文件没有被注册,您需要下载该文件将其解压到相应目录并注册它。 dll文件如何安装? 通常是将文件下载复制到“X:\Windows\system32”(X代表您系统所在目录盘符,如:C:\Windows\system32)目录下。 ,msvcr71.dll属于重要文件,C盘的操作系统必备文件。也是一些软件(如游戏软件、播放软件等)的必要文件。msvcr71.dll文件损坏将造成所属的软件或系统无法正常运行。 如果您

2017-11-03 立即下载
12.68MB
Betwin 478 完美支持Win7 64位

Betwin 478 完美支持Win7 64位

2014-04-18 立即下载
2.09MB
VERDI使用介绍

NOVAS VERDI使用介绍PPT。DEBUSSY的升级版。

2011-12-18 立即下载
508KB
modelsim_crack

Debussy5.4v9 的破解文件,亲测可用,欢迎各位亲下载

2015-09-26 立即下载
img
why_900109

关注 私信 TA的资源

上传资源赚积分,得勋章
相关内容推荐