没有合适的资源?快使用搜索试试~ 我知道了~
TI-DS3486.pdf
0 下载量 152 浏览量
2023-01-30
13:03:54
上传
评论 4
收藏 793KB PDF 举报
温馨提示
试读
12页
TI-DS3486.pdf
资源推荐
资源详情
资源评论
DS3486
www.ti.com
SNLS354D –MAY 1998–REVISED APRIL 2013
DS3486 Quad RS-422, RS-423 Line Receiver
Check for Samples: DS3486
1
FEATURES
DESCRIPTION
Texas Instruments' quad RS-422, RS-423 receiver
2
• Four Independent Receivers
features four independent receivers which comply
• TRI-STATE Outputs
with EIA Standards for the electrical characteristics of
• Internal Hysteresis −140 mV (typ)
balanced/unbalanced voltage digital interface circuits.
Receiver outputs are 74LS compatible, TRI-STATE
• Fast Propagation Times −19 ns (typ)
structures which are forced to a high impedance state
• TTL Compatible Outputs
when the appropriate output control pin reaches a
• 5V Supply
logic zero condition. A PNP device buffers each
output control pin to assure minimum loading for
• Pin Compatible and Interchangeable with
either logic one or logic zero inputs. In addition, each
MC3486
receiver has internal hysteresis circuitry to improve
noise margin and discourage output instability for
slowly changing input waveforms.
Block and Connection Diagrams
Figure 1. Dual-In-Line Package
Top View
D-16 (SOIC) Package or NFG0016E (PDIP)
Package
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 1998–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
DS3486
SNLS354D –MAY 1998–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings
(1)(2)
Power Supply Voltage, V
CC
8V
Input Common-Mode Voltage, V
ICM
±25V
Input Differential Voltage, V
ID
±25V
TRI-STATE Control Input Voltage, V
I
8V
Output Sink Current, I
O
50 mA
Storage Temperature, T
STG
−65°C to +150°C
Maximum Power Dissipation
(3)
at 25°C
Molded PDIP Package 1362 mW
SOIC Package 1002 mW
SOIC Package Thermal Resistance
θ
JA
+124.5°C/W
θ
JC
+41.2°C/W
(1) “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be ensured. They are not meant to imply
that the devices should be operated at these limits. The table of “Electrical Characteristics” provides conditions for actual device
operation.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3) Derate PDIP molded package 10.2 mW/°C above 25°C. Derate SOIC package 8.01 mW/°C above 25°C.
Operating Conditions
Max Min Units
Power Supply Voltage, V
CC
4.75 5.25 V
Operating Temperature, T
A
0 70 °C
Input Common-Mode Voltage −7.0 7.0 V
Range, V
ICR
Electrical Characteristics
(1)
(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage
ranges. Typical values are for T
A
= 25°C, V
CC
= 5V and V
IC
= 0V.)
Symbol Parameter Conditions Min Typ Max Units
V
IH
Input Voltage—High Logic State
2.0 V
(TRI-STATE Control)
V
IL
Input Voltage—Low Logic State
0.8 V
(TRI-STATE Control)
V
TH(D)
Differential Input Threshold Voltage −7V ≤ V
IC
≤ 7V, V
IH
TRI-STATE = 2V
0.070 0.2 V
I
O
= −0.4 mA, V
OH
≥ 2.7V
I
O
= 8 mA, V
OL
≥ 0.5V 0.070 −0.2 V
I
IB (D)
Input Bias Current V
CC
= 0V or 5.25V, Other Inputs at 0V
V
I
= −10V −3.25 mA
V
I
= −3V −1.50 mA
V
I
= 3V 1.50 mA
V
I
= 10V 3.25 mA
Input Balance −7V ≤ V
IC
≤ 7V, V
IH(3C)
= 2V,
(2)
V
OH
I
O
= −0.4 mA, V
ID
= 0.4V 2.7 V
V
OL
I
O
= 8 mA, V
ID
= −0.4V 0.5 V
(1) All currents into device pins are shown as positive, out of device pins are negative. All voltages referenced to ground unless otherwise
noted.
(2) Refer to EIA RS-422/3 for exact conditions.
2 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: DS3486
DS3486
www.ti.com
SNLS354D –MAY 1998–REVISED APRIL 2013
Electrical Characteristics
(1)
(continued)
(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage
ranges. Typical values are for T
A
= 25°C, V
CC
= 5V and V
IC
= 0V.)
Symbol Parameter Conditions Min Typ Max Units
I
OZ
Output TRI-STATE Leakage Current V
I(D)
= 3V, V
IL
= 0.8V, V
OL
= 0.5V −40 μA
V
I(D)
= −3V, V
IL
= 0.8V, V
OH
= 2.7V 40 μA
I
OS
Output Short-Circuit Current V
I(D)
= 3V, V
IH
TRI-STATE = 2V, −15 −100 mA
V
O
= 0V,
(3)
I
IL
Input Current—Low Logic State V
IL
= 0.5V
−100 μA
(TRI-STATE Control)
I
IH
Input Current—High Logic State V
IH
= 2.7V 20 μA
(TRI-STATE Control)
V
IH
= 5.25V 100 μA
V
IC
Input Clamp Diode Voltage I
IN
= −10 mA
−1.5 V
(TRI-STATE Control)
I
CC
Power Supply Current All Inputs V
IL
= 0V 85 mA
(3) Only one output at a time should be shorted.
Switching Characteristics
(Unless otherwise noted, V
CC
= 5V and T
A
= 25°C.)
Symbol Parameter Min Typ Max Units
t
PHL(D)
Propagation Delay Time—Differential Inputs to Output 19 35 ns
Output High to Low
t
PLH(D)
Output Low to High 19 30 ns
t
PLZ
TRI-STATE Control to Output 23 35 ns
Output Low to TRI-STATE
t
PHZ
Output High to TRI-STATE 25 35 ns
t
PZH
Output TRI-STATE to High 18 30 ns
t
PZL
Output TRI-STATE to Low 20 30 ns
AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: DS3486
剩余11页未读,继续阅读
资源评论
不觉明了
- 粉丝: 3009
- 资源: 5140
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- NetOps-py通过sftp替换网络设备启动文件
- STM32单片机FPGA毕设电路原理论文报告任务驱动教学法在单片机课程教学中的应用
- STM32单片机FPGA毕设电路原理论文报告任务驱动法在单片机教学中的应用
- STM32单片机FPGA毕设电路原理论文报告人造金刚石压机智能化压力测控系统设计
- 以某列为依据匹配多项(Excel版)
- STM32单片机FPGA毕设电路原理论文报告人体短臂离心机实验台的显示控制系统
- STM32单片机FPGA毕设电路原理论文报告人工气候室监控系统的环境控制器研究
- STM32单片机FPGA毕设电路原理论文报告染整自动线张力控制系统的设计
- 数据挖掘与机器学习-实验
- 基于Linux系统Nginx的动态网站的LNMP环境源码包
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功