SN74ACT7805
256 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS201B – MARCH 1991 – REVISED APRIL 1998
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D
Member of the Texas Instruments
Widebus Family
D
Free-Running Read and Write Clocks Can
Be Asynchronous or Coincident
D
Read and Write Operations Synchronized
to Independent System Clocks
D
Input-Ready Flag Synchronized to Write
Clock
D
Output-Ready Flag Synchronized to Read
Clock
D
256 Words by 18 Bits
D
Low-Power Advanced CMOS Technology
D
Half-Full Flag and Programmable
Almost-Full/Almost-Empty Flag
D
Bidirectional Configuration and Width
Expansion Without Additional Logic
D
Fast Access Times of 12 ns With a 50-pF
Load and All Data Outputs Switching
Simultaneously
D
Data Rates up to 67 MHz
D
Pin-to-Pin Compatible With SN74ACT7803
and SN74ACT7813
D
Packaged in Shrink Small-Outline 300-mil
Package Using 25-mil Center-to-Center
Spacing
description
The SN74ACT7805 is a 256-word × 18-bit clocked
FIFO suited for buffering asynchronous data
paths up to 67-MHz clock rates and 12-ns access
times. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed
V
CC
and GND pins, along with Texas Instruments patented output edge control (OEC) circuit, dampen
simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident.
Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2
is low, and IR is high.
Data is read from memory on the rising edge of RDCLK when RDEN
, OE1, and OE2 are low and OR is high.
The first word written to memory is clocked through to the output buffer, regardless of the RDEN
, OE1, and OE2
levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET
must be asserted while at least four
WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes
the input-ready (IR), output-ready (OR), and half-full (HF) flags low and the almost-full/almost-empty (AF/AE)
flag high. The FIFO must be reset upon power up.
The SN74ACT7805 is characterized for operation from 0°C to 70°C.
Copyright 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Widebus and OEC are trademarks of Texas Instruments Incorporated.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
RESET
D17
D16
D15
D14
D13
D12
D11
D10
V
CC
D9
D8
GND
D7
D6
D5
D4
D3
D2
D1
D0
HF
PEN
AF/AE
WRTCLK
WRTEN2
WRTEN1
IR
OE1
Q17
Q16
Q15
GND
Q14
V
CC
Q13
Q12
Q11
Q10
Q9
GND
Q8
Q7
Q6
Q5
V
CC
Q4
Q3
Q2
GND
Q1
Q0
RDCLK
RDEN
OE2
OR
DL PACKAGE
(TOP VIEW)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
剩余13页未读，继续阅读
资源评论
