National-54F283.pdf资源-CSDN文库

需积分: 9 112 浏览量 2022-11-29 13:04:04 上传评论 4 收藏 150KB PDF 举报

资源推荐

资源详情

资源评论

TL/F/9513

54F/74F283 4-Bit Binary Full Adder with Fast Carry

November 1994

54F/74F283

4-Bit Binary Full Adder with Fast Carry

General Description

The ’F283 high-speed 4-bit binary full adder with internal

carry lookahead accepts two 4-bit binary words (A

–A

–B

) and a Carry input (C

). It generates the binary Sum

outputs (S

–S

) and the Carry output (C

) from the most

significant bit. The ’F283 will operate with either active

HIGH or active LOW operands (positive or negative logic).

Features

Guaranteed 4000V minimum ESD protection

Commercial Military

Package

Package Description

Number

74F283PC N16E 16-Lead (0.300

Wide) Molded Dual-In-Line

54F283DM (Note 2) J16A 16-Lead Ceramic Dual-In-Line

74F283SC (Note 1) M16A 16-Lead (0.150

Wide) Molded Small Outline, JEDEC

74F283SJ (Note 1) M16D 16-Lead (0.300

Wide) Molded Small Outline, EIAJ

54F283FM (Note 2) W16A 16-Lead Cerpack

54F283LL (Note 2) E20A 20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13

reel. Use suffix

SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix

DMQB, FMQB and LMQB.

Logic Symbols Connection Diagrams

TL/F/9513–1

IEEE/IEC

TL/F/9513–4

Pin Assignment

for DIP, SOIC and Flatpak

TL/F/9513–2

Pin Assignment

for LCC

TL/F/9513–3

TRI-STATE

is a registered trademark of National Semiconductor Corporation.

1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.

Unit Loading/Fan Out

54F/74F

Pin Names Description

U.L. Input I

HIGH/LOW Output I

–A

A Operand Inputs 1.0/2.0 20 mA/

1.2 mA

–B

B Operand Inputs 1.0/2.0 20 mA/

1.2 mA

Carry Input 1.0/1.0 20 mA/

0.6 mA

–S

Sum Outputs 50/33.3

1 mA/20 mA

Carry Output 50/33.3

1 mA/20 mA

Functional Description

The ’F283 adds two 4-bit binary words (A plus B) plus the

incoming Carry (C

). The binary sum appears on the Sum

–S

) and outgoing carry (C

) outputs. The binary weight

of the various inputs and outputs is indicated by the sub-

script numbers, representing powers of two.

)

16C

Where (

)

plus

Interchanging inputs of equal weight does not affect the op-

eration. Thus C

can be arbitrarily assigned to pins

5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages.

Due to the symmetry of the binary add function, the ’F283

can be used either with all inputs and outputs active HIGH

(positive logic) or with all inputs and outputs active LOW

(negative logic). See

Figure 1

. Note that if C

is not used it

must be tied LOW for active HIGH logic or tied HIGH for

active LOW logic.

Due to pin limitations, the intermediate carries of the ’F283

are not brought out for use as inputs or outputs. However,

other means can be used to effectively insert a carry into, or

bring a carry out from, an intermediate stage.

Figure 2

shows how to make a 3-bit adder. Tying the operand inputs

of the fourth adder (A

) LOW makes S

dependent only

on, and equal to, the carry from the third adder. Using some-

what the same principle,

Figure 3

shows a way of dividing

the ’F283 into a 2-bit and a 1-bit adder. The third stage

adder (A

) is used merely as a means of getting a

carry (C

) signal into the fourth stage (via A

and B

) and

bringing out the carry from the second stage on S

. Note

that as long as A

and B

are the same, whether HIGH or

LOW, they do not influence S

. Similarly, when A

and B

are the same the carry into the third stage does not influ-

ence the carry out of the third stage.

Figure 4

shows a meth-

od of implementing a 5-input encoder, where the inputs are

equally weighted. The outputs S

and S

present a bina-

ry number equal to the number of inputs I

–I

that are true.

Figure 5

shows one method of implementing a 5-input ma-

jority gate. When three or more of the inputs I

–I

are true,

the output M

is true.

Logic Levels L LHLHHLLHHHLLH

Active HIGH 0 0101100111001

Active LOW 1 1010011000110

Active HIGH: 0

16 Active LOW: 1

FIGURE 1. Active HIGH versus Active LOW Interpretation

剩余11页未读，继续阅读

评论收藏

内容反馈

不觉明了

粉丝: 3074
资源: 5244

National -54F283.pdf

最新资源

National -54F283.pdf

National -54ACT283.pdf

National-Semiconductor-NM27C512.pdf

National-Semiconductor-DM54S472.pdf

National-Semiconductor-MM54HCT148.pdf

National-Semiconductor-MM74HCT147J.pdf

National -54F413.pdf

National-Semiconductor-54F219.pdf

National -54F384DMQB.pdf

National -54AC520F.pdf

National-Semiconductor-NM27C010.pdf

National-Semiconductor-DM74LS471N.pdf

National-Semiconductor-PAL16RP4.pdf

National-Semiconductor-MM74C85.pdf

National -54F521.pdf

5G峰会演讲Slide 5G通讯技资料通信调研报告系统技术标准与进展关于趋势探讨资料合集.zip

NIST SP800-70-rev2.pdf

Big Data and Visual Analytics-Springer(2017).pdf

NIST SP800-70r4.pdf

Handbook of Research on Wireless Security.pdf

National -54F521DC.pdf

National-Semiconductor-LM1035.pdf

National-Semiconductor-NMC6514.pdf

National-Semiconductor-NMC9307.pdf

National -5483AFMQB.pdf

DP83848CVV.pdf

X17A5:数据读取脚本以与EDGAR交互并解析与Amazon Web Services交互的X-17A-5文件

National-Semiconductor-MM54HC283J.pdf

相关实用应用程序（Windows可用）

免费可用的ChatGPT网页版.zip

最新资源