2015.2:
* Version 8.2 (Rev. 6)
* Internal device family change, no functional changes
2015.1:
* Version 8.2 (Rev. 5)
* Delivering non encrypted behavioral models
* Supported memory depth is increased up to 1M words
* Added the power saving feature (RDADDRCHG) for ultrascale devices
* Supported devices and production status are now determined automatically, to simplify support for future devices
2014.4.1:
* Version 8.2 (Rev. 4)
* Updated the IP to support the device package changes
2014.4:
* Version 8.2 (Rev. 3)
* Encrypted source files are concatenated together to reduce the number of files and to reduce simulator compile time
* Added support for 7-series Automotive (XA) and Defense Grade (XQ) devices
* Internal device family change, no functional changes
2014.3:
* Version 8.2 (Rev. 2)
* Fixed the Memory Resource Doubling issue in Simple Dual Port RAM when aspect ratio is used
* Fixed the GUI crash in Simple Dual Port RAM
* Added support of all write modes in Simple Dual Port RAM when ECC is not used
* Increased the supported depth to a maximum value of 256k
2014.2:
* Version 8.2 (Rev. 1)
* Updated the GUI tool tip for Byte write enable in the page-1 of block memory generator GUI
2014.1:
* Version 8.2
* Added support of the cascaded Primitives of widths 1 and 2 for ultra-scale devices
* Added support of the ECCPIPE register in the built-in ecc mode for ultra-scale devices
* Added support of the dynamic power saving for ultra-scale devices
* Improved timing efficiency in the IP Integrator by minimizing the use of output mux for the 7-series devices
* Internal device family name change, no functional changes
2013.4:
* Version 8.1
* The Primitive output registers are made "ON" by default in the stand alone mode
* Added cascaded support for ultrascale devices to construct 64Kx1 primitive by using two 32Kx1 primitives
* Added support for ultrascale devices
2013.3:
* Version 8.0 (Rev. 2)
* Added parameter "CTRL_ECC_ALGO" for supporting ECC in IP Integrator.
* Improved GUI speed and responsivness, no functional changes
* Reduced synthesis and simulation warnings
* Added support for Cadence IES and Synopsys VCS simulators
* Changed the default option of ENABLE PORT TYPE to "USE_ENA_PIN"
* Changed BRAM Interface DIN and DOUT to match bus interface directions.
2013.2:
* Version 8.0 (Rev. 1)
* No Changes
2013.1:
* Version 8.0
* Native Vivado Release
* There have been no functional or interface changes to this IP. The version number has changed to support unique versioning in Vivado starting with 2013.1.
(c) Copyright 2002 - 2015 Xilinx, Inc. All rights reserved.
This file contains confidential and proprietary information
of Xilinx, Inc. and is protected under U.S. and
international copyright and other intellectual property
laws.
DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
Xilinx, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) Xilinx shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or Xilinx had been advised of the
possibility of the same.
CRITICAL APPLICATIONS
Xilinx products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of Xilinx products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.
THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
收起资源包目录
Vivado下用Verilog编写的带冒险的5级MIPS流水线设计 (222个子文件)
elaborate.bat 436B
simulate.bat 373B
compile.bat 295B
runme.bat 229B
runme.bat 229B
runme.bat 229B
mem.coe 1KB
mem.coe 1KB
mipstest.coe 226B
mipstest.coe 226B
xsim.dbg 170KB
top.dcp 154KB
data_mem.dcp 42KB
data_mem.dcp 42KB
ipcache.dcp 42KB
inst_mem.dcp 37KB
inst_mem.dcp 37KB
ipcache.dcp 37KB
xsimk.exe 300KB
usage_statistics_ext_xsim.html 3KB
usage_statistics_ext_labtool.html 3KB
.xsim_webtallk.info 64B
.xsim_webtallk.info 59B
vivado.jou 2KB
vivado_9876.backup.jou 1KB
vivado_5156.backup.jou 1012B
vivado_21656.backup.jou 709B
webtalk.jou 674B
webtalk_23696.backup.jou 674B
vivado_7224.backup.jou 567B
vivado.jou 532B
vivado.jou 520B
vivado.jou 492B
ISEWrap.js 5KB
ISEWrap.js 5KB
ISEWrap.js 5KB
rundef.js 1KB
rundef.js 1KB
rundef.js 1KB
runme.log 118KB
runme.log 118KB
vivado.log 104KB
vivado_9876.backup.log 70KB
vivado_5156.backup.log 58KB
runme.log 45KB
vivado_21656.backup.log 16KB
compile.log 6KB
elaborate.log 4KB
vivado_7224.backup.log 1KB
webtalk_23696.backup.log 1KB
webtalk.log 1KB
summary.log 903B
simulate.log 700B
labtool_webtalk.log 654B
xsimkernel.log 332B
xsimcrash.log 0B
liushuixian.lpr 290B
project.lpr 290B
xsim.mem 29KB
data_mem.mif 4KB
data_mem.mif 4KB
inst_mem.mif 594B
inst_mem.mif 594B
vivado.pb 159KB
vivado.pb 159KB
vivado.pb 76KB
xvlog.pb 10KB
xelab.pb 9KB
data_mem_utilization_synth.pb 231B
inst_mem_utilization_synth.pb 231B
top_utilization_synth.pb 231B
testbench_vlog.prj 2KB
xsim.reloc 28KB
top_utilization_synth.rpt 7KB
data_mem_utilization_synth.rpt 7KB
inst_mem_utilization_synth.rpt 7KB
.vivado.begin.rst 181B
.vivado.begin.rst 180B
.vivado.begin.rst 174B
.Vivado_Synthesis.queue.rst 0B
.Vivado_Synthesis.queue.rst 0B
.Vivado_Synthesis.queue.rst 0B
.vivado.end.rst 0B
.vivado.end.rst 0B
.vivado.end.rst 0B
xsim.rtti 364B
@b@l@k_@m@e@m_@g@e@n_v8_2_mem_module.sdb 72KB
blk_mem_gen_v8_2.sdb 45KB
write_netlist_v8_2.sdb 16KB
blk_mem_axi_write_wrapper_beh_v8_2.sdb 15KB
@b@l@k_@m@e@m_@g@e@n_v8_2_output_stage.sdb 13KB
blk_mem_axi_read_wrapper_beh_v8_2.sdb 13KB
read_netlist_v8_2.sdb 13KB
datapath.sdb 10KB
data_mem.sdb 7KB
inst_mem.sdb 7KB
glbl.sdb 4KB
hazard.sdb 4KB
@b@l@k_@m@e@m_@g@e@n_v8_2_softecc_output_reg_stage.sdb 4KB
blk_mem_axi_regs_fwd_v8_2.sdb 3KB
共 222 条
- 1
- 2
- 3
资源评论
辜十六
- 粉丝: 0
- 资源: 2
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功