PADS全套视频教程，包含Logic,Layout,Router三个系列软件的视频系统教学以及视频案例文档资源-CSDN文库

共105个文件

exe：62个

pcb：15个

sch：7个

视频教学

PadsLayout

PadsLogic

PadsRouter

需积分: 5 30 浏览量 2023-06-01 10:35:55 上传评论收藏 577.68MB RAR 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源推荐

资源详情

资源评论

收起资源包目录

PADS全套视频教程，包含Logic, Layout ,Router三个系列软件的视频系统教学以及视频案例文档（105个子文件）

Demo_cam_nc.cam 56KB

TCA6416AZQSR.csv 747B

TCA6416APWR.csv 737B

TCA6416AZQSR_IO.csv 509B

TCA6416APWR_IO.csv 503B

TCA6416AZQSR_Ctrl.csv 275B

TCA6416APWR_Ctrl.csv 272B

Top_Element.dxf 18KB

MP_DEMO_KGS.dxf 18KB

06_Router_交互式布线.exe 36.32MB

09_Layout_布局.exe 26.6MB

02_Layout_基本操作.exe 24.44MB

10_Layout_布线.exe 23.82MB

14_Layout_CAM文档.exe 19.52MB

06a_Router_蛇形走线.exe 18.35MB

05_Router_布局操作.exe 17.35MB

04_Layout_使用向导建立封装.exe 17.24MB

04d_Layout_焊盘的高级定义.exe 16.96MB

06c_Router_半自动布线.exe 16.95MB

05_Logic_CAE封装的建立.exe 16.94MB

03_Router_设计规则.exe 16.75MB

11a_Layout_覆铜.exe 15.88MB

02c_Router_基本操作.exe 15.84MB

11_Layout_铜箔.exe 14.61MB

04_Router_选项(options).exe 14.52MB

01_Layout_菜单介绍.exe 14.2MB

10f_Layout_设计复用.exe 14.17MB

05a_Layout_工程设计更改(ECO).exe 13.79MB

08d_Layout_设计规则.exe 13.61MB

12_Layout_验证设计.exe 13.15MB

02_Logic_选项(Options)及基本设置.exe 12.27MB

01_Router_菜单介绍.exe 12.07MB

06_Logic_分割符号的建立.exe 11.58MB

02_Router_项目浏览器.exe 11.5MB

03_Layout_库管理器.exe 11.28MB

03_Logic_图页设置.exe 10.96MB

01_Logic_菜单介绍.exe 10.83MB

04a_Layout_手工建立封装.exe 10.46MB

02a_Router_导航窗口.exe 10.4MB

06_Layout_板框.exe 10.22MB

02b_Router_电子表格窗口.exe 9.16MB

10_Logic_添加总线.exe 8.95MB

08_Layout_层定义.exe 8.71MB

11b_Layout_分割混合平面.exe 8.62MB

09_Logic_常用的编辑操作.exe 8.62MB

13b_Layout_2D线和文本.exe 8.54MB

04f_Layout_导入DXF建立异形焊盘.exe 8.47MB

04b_Layout_字母数字管脚名称封装.exe 8.35MB

08b_Layout_焊盘栈.exe 8.22MB

08c_Layout_选项（Options）.exe 8.19MB

08a_Layout_显示颜色设置.exe 8.01MB

11c_Layout_屏蔽过孔和缝合过孔.exe 8MB

04e_Layout_异形焊盘的建立.exe 7.87MB

10a_Layout_测试点、过孔和网络.exe 7.82MB

02a_Layout_项目浏览器.exe 7.81MB

04_Logic_库管理器.exe 7.69MB

08_Logic_添加连线.exe 7.68MB

13a_Layout_尺寸标注.exe 7.68MB

10c_Layout_泪滴.exe 7.67MB

10b_Layout_添加跳线.exe 7.62MB

06b_Router_扇出.exe 7.6MB

13_Layout_丝印元件编号.exe 7.59MB

10e_Layout_快速放置过孔.exe 7.23MB

07_Logic_添加器件.exe 7.23MB

12_Logic_输出(BOOM和PDF).exe 6.94MB

05_Layout_发送网表.exe 6.9MB

11_Logic_发送网表.exe 6.9MB

00_Logic_菜单语言切换.exe 6.78MB

10d_Layout_导线倒斜角.exe 6.48MB

04c_Layout_焊盘的极坐标和径向放置.exe 6.37MB

07_Layout_板原点.exe 5.47MB

Demo_KGS.ld07 45KB

Demo_KGS.ld9 45KB

Demo_KGS.ln07 41KB

Demo_KGS.ln9 41KB

MP_DEMO_KGS_208_CAM.pcb 2.01MB

MP_DEMO_KGS_207_CopperPour.pcb 1.87MB

MP_DEMO_KGS_RF.pcb 1.47MB

MP_DEMO_KGS_206_Routed_2.pcb 1.4MB

MP_DEMO_KGS_206_Routed_o1.pcb 1.34MB

MP_DEMO_KGS_206_Routed.pcb 1.33MB

MP_DEMO_KGS_205_Placement.pcb 1.08MB

MP_DEMO_KGS_205_Placement2.pcb 1.07MB

MP_DEMO_KGS_205_Placement_add.pcb 1.07MB

MP_DEMO_KGS_204_DesignRules.pcb 1.05MB

PCI_DEMO_KGS.pcb 1.04MB

MP_DEMO_KGS_203_Setting.pcb 980KB

MP_DEMO_KGS_203_Setting_old.pcb 845KB

MP_DEMO_KGS_202_BoardOutline.pcb 698KB

MP_DEMO_KGS_201_Logic2Layout.pcb 670KB

Demo_KGS.pd07 65KB

Demo_KGS.pd9 61KB

TCA6416A.pdf 893KB

Demo_KGS.pt07 79KB

Demo_KGS.pt9 48KB

RF_Reuse.reu 154KB

MP_Demo_KGS_106_Edit.sch 388KB

MP_Demo_KGS_104_Finished.sch 387KB

MP_Demo_KGS.sch 381KB

MP_Demo_KGS_105_Add_part.sch 375KB

共 105 条

ZQSPACKAGE

(TOP VIEW)

P00

ADDR

2 17

P01

P17

P02 P16

P03

P15

P04

P14

P05

P13

P06

RESET

P07

CCI

GND

INT

P10

CCP

P11

SDA

P12

SCL

RTWPACKAGE

(TOP VIEW)

INT

CCI

RESET

P00

P01

P02

P03

GND

CCP

SDA

SCL

ADDR

P17

P16

P15

P14

PWPACKAGE

(TOP VIEW)

P04

P05

P06

P07

P13

P12

P11

P10

Exposed

Center

Pad

Theexposedcenterpad,ifused,mustbeconnected

onlyasasecondaryGNDormustbeleftelectricallyopen.

TCA6416A

www.ti.com

SCPS194A –MAY 2009–REVISED NOVEMBER 2009

LOW-VOLTAGE 16-BIT I

C AND SMBus I/O EXPANDER

WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

Check for Samples: TCA6416A

FEATURES

• Operating Power-Supply Voltage Range of • 5-V Tolerant I/O Ports

1.65 V to 5.5 V

• Active-Low Reset Input (RESET)

• Allows Bidirectional Voltage-Level Translation

• Open-Drain Active-Low Interrupt Output (INT)

and GPIO Expansion Between:

• 400-kHz Fast I

C Bus

– 1.8-V SCL/SDA and

• Input/Output Configuration Register

1.8-V, 2.5-V, 3.3-V, or 5-V P Port

• Polarity Inversion Register

– 2.5-V SCL/SDA and

• Internal Power-On Reset

1.8-V, 2.5-V, 3.3-V, or 5-V P Port

• Power Up With All Channels Configured as

– 3.3-V SCL/SDA and

Inputs

1.8-V, 2.5-V, 3.3-V, or 5-V P Port

• No Glitch On Power Up

– 5-V SCL/SDA and

• Noise Filter on SCL/SDA Inputs

1.8-V, 2.5-V, 3.3-V, or 5-V P Port

• Latched Outputs With High-Current Drive

• I

C to Parallel Port Expander

Maximum Capability for Directly Driving LEDs

• Low Standby Current Consumption of 3 μA

• Latch-Up Performance Exceeds 100 mA Per

• Schmitt-Trigger Action Allows Slow Input

JESD 78, Class II

Transition and Better Switching Noise

• ESD Protection Exceeds JESD 22

Immunity at the SCL and SDA Inputs

– 2000-V Human-Body Model (A114-A)

– V

hys

= 0.18 V Typ at 1.8 V

– 200-V Machine Model (A115-A)

– V

hys

= 0.25 V Typ at 2.5 V

– 1000-V Charged-Device Model (C101)

– V

hys

= 0.33 V Typ at 3.3 V

– V

hys

= 0.5 V Typ at 5 V

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

TCA6416A

SCPS194A –MAY 2009–REVISED NOVEMBER 2009

www.ti.com

DESCRIPTION/ORDERING INFORMATION

This 16-bit I/O expander for the two-line bidirectional bus (I

C) is designed to provide general-purpose remote I/O

expansion for most microcontroller families via the I

C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide V

range. It can operate from 1.65 V to 5.5 V on the P-port side and

on the SDA/SCL side. This allows the TCA6416AA to interface with next-generation microprocessors and

microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to

the dropping power supplies of microprocessors and microcontrollers, some PCB components, such as LEDs,

remain at a 5-V power supply.

The bidirectional voltage level translation in the TCA6416A is provided through V

CCI

. V

CCI

should be connected to

the V

of the external SCL/SDA lines. This indicates the V

level of the I

C bus to the TCA6416A. The voltage

level on the P-port of the TCA6416A is determined by the V

CCP

The TCA6416A consists of two 8-bit Configuration (input or output selection), Input, Output, and Polarity

Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system master can

enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or

output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted

with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the TCA6416A in the event of a timeout or other improper operation by asserting a

low in the RESET input. The power-on reset puts the registers in their default state and initializes the I

C/SMBus

state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6416A open-drain interrupt (INT) output is activated when any input state differs from its corresponding

Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the

remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via

the I

C bus. Thus, the TCA6416A can remain a simple slave device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low

device current.

One hardware pin (ADDR) can be used to program and vary the fixed I

C address and allow up to two devices to

share the same I

C bus or SMBus.

ORDERING INFORMATION

PACKAGE

(1) (2)

ORDERABLE PART NUMBER TOP-SIDE MARKING

BGA – ZQS (Pb-free) Reel of 2500 TCA6416AZQSR PH416

–40°C to 85°C QFN – RTW Reel of 3000 TCA6416ARTWR PH416

TSSOP – PW Reel of 2000 TCA6416APWR PH416

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

Table 1. ZQS Package Terminal Assignments

E P13 P11 P10 GND P06

D P15 P14 P12 P07 P05

C P16 P17 P01 P04 P03

B ADDR V

CCP

CCI

NB P02

A SCL SDA INT RESET P00

5 4 3 2 1

Product Folder Link(s): TCA6416A

TCA6416A

www.ti.com

SCPS194A –MAY 2009–REVISED NOVEMBER 2009

Table 2. TERMINAL FUNCTIONS

TERMINAL

NO.

DESCRIPTION

NAME

TSSOP QFN BGA

(PW) (RTW) (ZQS)

1 22 A3 INT Interrupt output. Connect to V

CCI

or V

CCP

through a pullup resistor.

Supply voltage of I

C bus. Connect directly to the V

of the external I

C master. Provides

2 23 B3 V

CCI

voltage-level translation.

3 24 A2 RESET Active-low reset input. Connect to V

CCI

through a pullup resistor, if no active connection is used.

4 1 A1 P00 P-port input/output (push-pull design structure). At power on, P00 is configured as an input.

5 2 C3 P01 P-port input/output (push-pull design structure). At power on, P01 is configured as an input.

6 3 B1 P02 P-port input/output (push-pull design structure). At power on, P02 is configured as an input.

7 4 C1 P03 P-port input/output (push-pull design structure). At power on, P03 is configured as an input.

8 5 C2 P04 P-port input/output (push-pull design structure). At power on, P04 is configured as an input.

9 6 D1 P05 P-port input/output (push-pull design structure). At power on, P05 is configured as an input.

10 7 E1 P06 P-port input/output (push-pull design structure). At power on, P06 is configured as an input.

11 8 D2 P07 P-port input/output (push-pull design structure). At power on, P07 is configured as an input.

12 9 E2 GND Ground

13 10 E3 P10 P-port input/output (push-pull design structure). At power on, P10 is configured as an input.

14 11 E4 P11 P-port input/output (push-pull design structure). At power on, P11 is configured as an input.

15 12 D3 P12 P-port input/output (push-pull design structure). At power on, P12 is configured as an input.

16 13 E5 P13 P-port input/output (push-pull design structure). At power on, P13 is configured as an input.

17 14 D4 P14 P-port input/output (push-pull design structure). At power on, P14 is configured as an input.

18 15 D5 P15 P-port input/output (push-pull design structure). At power on, P15 is configured as an input.

19 16 C5 P16 P-port input/output (push-pull design structure). At power on, P16 is configured as an input.

20 17 C4 P17 P-port input/output (push-pull design structure). At power on, P17 is configured as an input.

21 18 B5 ADDR Address input. Connect directly to V

CCP

or ground.

22 19 A5 SCL Serial clock bus. Connect to V

CCI

through a pullup resistor.

23 20 A4 SDA Serial data bus. Connect to V

CCI

through a pullup resistor.

24 21 B4 V

CCP

Supply voltage of TCA6416A for P port

Product Folder Link(s): TCA6416A

I/OPort

Shift

16Bits

Input

Filter

Power-On

Reset

ReadPulse

WritePulse

GND

CCP

SDA

SCL

ADDR

I CBus

Control

RESET

INT

Interrupt

Logic

LP Filter

CCI

P17–P10

P07–P00

TCA6416A

SCPS194A –MAY 2009–REVISED NOVEMBER 2009

www.ti.com

Voltage Translation

Table 3 shows how to set up V

levels for the necessary voltage translation between the I

C bus and the

TCA6416A.

Table 3. Voltage Translation

CCI

(SDA AND SCL OF I

C MASTER) V

CCP

(P PORT)

(V) (V)

1.8 1.8

1.8 2.5

1.8 3.3

1.8 5

2.5 1.8

2.5 2.5

2.5 3.3

2.5 5

3.3 1.8

3.3 2.5

3.3 3.3

3.3 5

5 1.8

5 2.5

5 3.3

5 5

LOGIC DIAGRAM (POSITIVE LOGIC)

A. All I/Os are set to inputs at reset.

B. Pin numbers shown are for the PW package.

Product Folder Link(s): TCA6416A

DataFrom

ShiftRegister

WriteConfiguration

Pulse

WritePulse

ReadPulse

WritePolarityPulse

Polarity

Inversion

Input

Port

Output

Port

Configuration

CCP

GND

InputPort

Polarity

ESDProtectionDiode

P00toP17

OutputPort

To INT

DataFrom

ShiftRegister

DataFrom

ShiftRegister

TCA6416A

www.ti.com

SCPS194A –MAY 2009–REVISED NOVEMBER 2009

Simplified Schematic of P0 to P17

A. On power up or reset, all registers return to default values.

I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The

input voltage may be raised above V

to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In

this case, there are low-impedance paths between the I/O pin and either V

or GND. The external voltage

applied to this I/O pin should not exceed the recommended levels for proper operation.

C Interface

The bidirectional I

C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be

connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data

transfer may be initiated only when the bus is not busy.

C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on

the SDA input/output, while the SCL input is high (see Figure 1). After the Start condition, the device address

byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA

input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must

not be changed between the Start and the Stop conditions.

On the I

C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain

stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control

commands (Start or Stop) (see Figure 2).

Product Folder Link(s): TCA6416A

评论收藏

内容反馈

raninbow

粉丝: 1
资源: 6

PADS全套视频教程，包含Logic, Layout ,Router三个系列软件的视频系统教学以及视频案例文档

PADS Router 视频教程

PADS Layout 视频教程 partB

PADS教程打包（含logic，layout，router）及快捷键汇总，压缩包内含有5篇详解文档。

PADS layout 视频教程

手机板设计PADS视频教程-1_logic&3_Router&视频案例文档.zip

PADS Logic视频教程

PADS LOGIC,LAYOUT,ROUTER快捷键

PADS Layout 视频案例文档

PADS教程打包（含logic，layout，router）及快捷键汇总

PADS2007全系列入门教程

PADS2007 系列教程

手机板设计PADS视频教程-2_layout.zip

PADS Logic_Layout原理图与电路板设计

PADS 9.3原创实例(电压测试表) 完整中文教程(Layout、Logic、Router）-电路方案

PADS软件课程介绍

pads2007全套学习资料

PADS2007系列中文教程

PADS中文PDF版电子教程

PADS9.5三合一完美精简版

星闪1.0空口技术性能评估报告

smarthome.zip

Windows 蓝牙BLE调试工具

mqttfx-1.7.1-windows-x64免费使用版

玩客云homeassistant直装线刷包 快速部署（2023-04-19亲测）

ESP8266制作的1.44TFT太空人天气时钟（st7735）包括软件和硬件

Android蓝牙Ble通讯Demo示例源码–扫描,连接,发送和接收数据,分包解包

SSCOM串口调试助手

最全ESP8266资源大全

STM32F103C8T6中文数据手册

最新资源

玩客云homeassistant直装线刷包快速部署（2023-04-19亲测）