################################################################################
# Vivado (TM) v2016.4 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
收起资源包目录
DVB-S卷积交织器verilog工程代码 (416个子文件)
xsim.ini.bak 16KB
xsim.ini.bak 16KB
elaborate.bat 490B
elaborate.bat 444B
compile.bat 327B
compile.bat 327B
simulate.bat 299B
simulate.bat 294B
runme.bat 229B
runme.bat 229B
runme.bat 229B
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
data_1_255.coe 1KB
xsim.dbg 415KB
xsim.dbg 150KB
JZ_BIT_TOP.dcp 112KB
JZ_RAM.dcp 29KB
JZ_RAM.dcp 29KB
JZ_RAM.dcp 29KB
data_s.dcp 27KB
data_s.dcp 27KB
data_s.dcp 27KB
data_s.dcp 27KB
compile.do 674B
compile.do 674B
compile.do 660B
compile.do 660B
compile.do 654B
compile.do 654B
compile.do 636B
compile.do 636B
simulate.do 327B
simulate.do 327B
simulate.do 319B
simulate.do 319B
simulate.do 319B
simulate.do 319B
elaborate.do 199B
elaborate.do 199B
simulate.do 189B
simulate.do 189B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
xsimk.exe 5.62MB
xsimk.exe 368KB
run.f 464B
run.f 464B
.xsim_webtallk.info 64B
.xsim_webtallk.info 64B
xsim.ini 16KB
xsim.ini 16KB
xsim.ini 16KB
xsim.ini 16KB
xsimSettings.ini 738B
xsimSettings.ini 737B
vivado_5196.backup.jou 1KB
vivado_10116.backup.jou 917B
webtalk_15960.backup.jou 896B
webtalk.jou 895B
webtalk_14784.backup.jou 875B
webtalk.jou 875B
vivado.jou 822B
vivado_7940.backup.jou 821B
vivado.jou 779B
vivado.jou 775B
vivado_13748.backup.jou 768B
vivado_6700.backup.jou 767B
vivado.jou 764B
ISEWrap.js 7KB
ISEWrap.js 7KB
ISEWrap.js 7KB
rundef.js 1KB
rundef.js 1KB
rundef.js 1KB
vivado_5196.backup.log 26KB
runme.log 23KB
vivado_10116.backup.log 18KB
vivado.log 9KB
vivado_7940.backup.log 9KB
runme.log 3KB
runme.log 3KB
runme.log 3KB
runme.log 3KB
共 416 条
- 1
- 2
- 3
- 4
- 5
资源评论
HTHL
- 粉丝: 2
- 资源: 7
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功