+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates ;
+-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; r1 ; 3 ; 0 ; 0 ; 0 ; 9 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
; t1 ; 11 ; 0 ; 0 ; 0 ; 2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
+-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
FPGA（UART），基于QUARTusII环境，verilog语言编写，
需积分: 50 57 浏览量
2017-07-20
12:47:46
上传
评论 3
收藏 2.16MB RAR 举报
FPGA（UART），基于QUARTusII环境，verilog语言编写， （135个子文件） 
UART_global_asgn_op.abo 148KB UART.root_partition.cmp.atm 26KB UART.root_partition.map.atm 19KB receiver.vhd.bak 3KB transmiter.vhd.bak 2KB receiver.v.bak 2KB transmiter.v.bak 2KB UART.v.bak 567B UART.ace_cmp.bpm 728B UART.cmp.bpm 699B UART.map.bpm 691B UART.cmp.cdb 31KB UART.ace_cmp.cdb 30KB UART.rtlv_sg.cdb 17KB UART.pre_map.cdb 16KB UART.fnsim.cdb 16KB UART.sgdiff.cdb 9KB UART.(2).cnf.cdb 9KB UART.map.cdb 9KB UART.(1).cnf.cdb 6KB UART.(0).cnf.cdb 1KB UART.rtlv_sg_swap.cdb 866B UART.map_bb.cdb 763B UART.lfp.cdb 369B UART.eco.cdb 161B UART.db_info 137B UART.tiscmp.slow_1200mv_0c.ddb 185KB UART.tiscmp.slow_1200mv_85c.ddb 185KB UART.tiscmp.fast_1200mv_0c.ddb 183KB UART.asm_labs.ddb 18KB UART.tis_db_list.ddb 199B clk_jump.tis_db_list.ddb 196B UART.root_partition.cmp.dfp 33B UART.done 26B UART.dpf 239B UART.root_partition.map.dpi 997B UART.cmp.ecobp 28B UART.map.ecobp 28B UART.ace_cmp.ecobp 28B UART.eds_overflow 4B UART.fnsim.hdb 16KB UART.sgdiff.hdb 13KB UART.pre_map.hdb 12KB UART.rtlv.hdb 12KB UART.cmp.hdb 12KB UART.map.hdb 12KB UART.ace_cmp.hdb 11KB UART.ae.hdb 11KB UART.map_bb.hdb 7KB UART.sim.hdb 3KB UART.(1).cnf.hdb 2KB UART.(2).cnf.hdb 2KB UART.(0).cnf.hdb 962B UART.root_partition.cmp.hdbx 5KB UART.root_partition.map.hdbx 4KB UART.hier_info 5KB UART.hif 2KB UART.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd 379KB UART.cuda_io_sim_cache.45um_ii_1200mv_85c_slow.hsd 378KB UART.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd 373KB
UART.lpc.html 1KB UART.root_partition.map.kpt 36KB UART.map.kpt 36KB UART.cmp_merge.kpt 341B UART.root_partition.cmp.kpt 341B UART.cmp.kpt 335B UART.cmp.logdb 15KB UART.map_bb.logdb 4B UART.map.logdb 4B UART.root_partition.cmp.logdb 4B output_file.map 130B UART.pin 20KB UART.pof 2MB UART.tan.qmsg 52KB prev_cmp_UART.tan.qmsg 51KB prev_cmp_UART.fit.qmsg 40KB UART.fit.qmsg 40KB prev_cmp_UART.sta.qmsg 18KB UART.sta.qmsg 18KB prev_cmp_UART.map.qmsg 12KB UART.map.qmsg 12KB UART.fnsim.qmsg 9KB prev_cmp_UART.sim.qmsg 5KB prev_cmp_UART.qmsg 5KB UART.sim.qmsg 4KB UART.asm.qmsg 2KB prev_cmp_UART.asm.qmsg 2KB UART.rpp.qmsg 2KB UART.qpf 1KB UART.qsf 5KB UART.qws 1KB UART.root_partition.cmp.rcf 6KB UART.cmp.rdb 20KB UART.sta.rdb 10KB UART.sim.rdb 6KB UART.lpc.rdb 434B README 653B UART.fit.rpt 138KB UART.tan.rpt 123KB UART.sta.rpt 113KB共 135 条
- 1
- 2
资源评论
qq_32920649
- 粉丝: 2
- 资源: 3
