USB2.0转千兆以太网方案芯片_usb转网口芯片资源-CSDN文库

AX88178A

datasheet

5星 · 超过95%的资源需积分: 35 99 浏览量 2013-10-22 13:48:33 上传评论 2 收藏 1.11MB PDF 举报

资源推荐

资源详情

资源评论

ASIX ELECTRONICS CORPORATION Released Date: 05/06/2013

4F, NO.8, Hsin Ann Rd., Hsinchu Science Park, Hsin-Chu City, Taiwan, R.O.C. 300

TEL: 886-3-579-9500 FAX: 886-3-579-9558 http://www.asix.com.tw/

AX88178A

USB 2.0 to 10/100/1000M Gigabit Ethernet Controller

Features

Single chip USB 2.0 to 10/100/1000M Gigabit

Ethernet controller with Energy Efficient

Ethernet (EEE) base on digital signal processing

(DSP) technology with low dissipation

USB Device Controller

Integrates on-chip USB 2.0 PHY and

controller compliant to USB Spec 2.0 and 1.1

Supports USB High/Full Speed modes with

Bus-power or Self-power device auto-detect

capability

High performance packet transfer rate over

USB bus using proprietary burst transfer

mechanism (US Patent Approval)

Gigabit Ethernet Controller

Supports IEEE 802.3az (Energy Efficient

Ethernet)

IEEE 802.3, 802.3u, and 802.3ab compatible

Integrates 10/100/1000Mbps Gigabit

Ethernet MAC/PHY

Supports dynamic cable length detection and

dynamic power adjustment Green Ethernet

(Gigabit mode only)

Supports parallel detection and automatic

polarity correction

Supports crossover detection and auto-

correction

Supports IPv4/IPv6 packet Checksum

Offload Engine (COE) to reduce CPU

loading, including IPv4

IP/TCP/UDP/ICMP/IGMP & IPv6

TCP/UDP/ICMPv6 checksum check &

generation

Supports TCP Large Send Offload V1

Supports full duplex operation with IEEE

802.3x flow control and half duplex

operation with back-pressure flow control.

Supports IEEE 802.1P Layer 2 Priority

Encoding and Decoding

Supports IEEE 802.1Q VLAN tagging and

2 VLAN ID filtering; received VLAN Tag (4

bytes) can be stripped off or preserved

Supports Jumbo frame

PHY loop-back diagnostic capability

Support Wake-on-LAN Function

Supports suspend mode and remote wakeup

via link-change, Magic Packet, Microsoft

wakeup frame and external wakeup pin

Supports Bonjour wake-on-demand

Advanced Power Management Features

Supports power management offload (ARP &

NS)

Supports dynamic power management to

reduce power dissipation during idle or light

traffic

Supports AutoDetach power saving.

Soft-disconnected from USB host when

Ethernet cable is unplugged

Supports advanced link down power saving

during Ethernet cable is unplugged

Supports optional serial EEPROM (93c56/66)

for storing USB Descriptors, Node-ID, etc

Supports embedded eFuse (64-byte) to store

USB Device Descriptors, Node-ID, etc. to save

external EEPROM

Supports automatic loading of USB Device

Descriptors, Node-ID, etc. from embedded

eFuse or external EEPROM after power-on

initialization

Single 25MHz clock input from either crystal or

oscillator source

Integrates on-chip power-on reset circuit

Integrates pipelined RISC (System on a Chip,

SoC) for handling protocol and control functions

68-pin QFN 8mm x 8mm RoHS/REACH

compliant package

Operating over 0°C to 70°C temperature range

Target Applications

 USB Dongle

 Docking Station

 USB Port Replicator

 Network Printer

 POS, Card Reader

 UMPC, MID, Netbook

 Ultrabook

 Game Console

 IP STB, IP TV

 Embedded system

Document No: AX88178A/V1.10/05/06/13

AX88178A

USB 2.0 to 10/100/1000M Gigabit Ethernet Controller

Table of Contents

1 INTRODUCTION ....................................................................................................................................................... 6

1.1 GENERAL DESCRIPTION .......................................................................................................................................... 6

1.2 BLOCK DIAGRAM ................................................................................................................................................... 6

1.3 PINOUT DIAGRAM ................................................................................................................................................... 7

2 SIGNAL DESCRIPTION ........................................................................................................................................... 8

2.1 68-PIN PINOUT DESCRIPTION .................................................................................................................................. 8

2.2 HARDWARE SETTING FOR OPERATION MODE AND MULTI-FUNCTION PINS ......................................................... 10

3 FUNCTION DESCRIPTION ................................................................................................................................... 11

3.1 USB CORE AND INTERFACES ................................................................................................................................ 11

3.2 ENERGY EFFICIENT ETHERNET (EEE) .................................................................................................................. 11

3.3 10/100/1000M ETHERNET PHY ........................................................................................................................... 11

3.4 GMAC CORE ....................................................................................................................................................... 12

3.5 CHECKSUM OFFLOAD ENGINE (COE) ................................................................................................................... 12

3.6 MEMORY ARBITER ............................................................................................................................................... 12

3.7 USB TO ETHERNET BRIDGE .................................................................................................................................. 13

3.8 EFUSE AND CONTROL ........................................................................................................................................... 13

3.9 SEEPROM LOADER INTERFACE .......................................................................................................................... 13

3.10 GENERAL PURPOSE I/O AND LED ........................................................................................................................ 13

3.11 PLL CLOCK GENERATOR ..................................................................................................................................... 14

3.12 RESET GENERATION ............................................................................................................................................. 15

4 SERIAL EEPROM/EFUSE MEMORY MAP ........................................................................................................ 16

4.1 DETAILED DESCRIPTION ....................................................................................................................................... 18

4.1.1 Node ID (00~02h) ........................................................................................................................................ 18

4.1.2 Flag (EEPROM: 05h, eFuse:18h) ............................................................................................................... 18

4.1.3 Max. Power for Self/Bus Power (07h) ......................................................................................................... 19

4.1.4 EndPoint1 for HS/FS (EEPROM:08h, eFuse: 06h) ..................................................................................... 19

4.1.5 LED Mode (EEPROM: 42h, eFuse: 19h~1Ah) ............................................................................................ 20

4.1.6 Fixed_pattern (EEPROM: 41~3Dh, eFuse: 1F~1Ah) ................................................................................. 21

4.2 INTERNAL ROM DEFAULT SETTINGS ................................................................................................................... 22

4.2.1 Internal ROM Description ........................................................................................................................... 23

4.2.2 External EEPROM Description ................................................................................................................... 26

5 USB CONFIGURATION STRUCTURE ................................................................................................................ 27

5.1 USB CONFIGURATION .......................................................................................................................................... 27

AX88178A

USB 2.0 to 10/100/1000M Gigabit Ethernet Controller

5.2 USB INTERFACE ................................................................................................................................................... 27

5.3 USB ENDPOINTS ................................................................................................................................................... 27

6 ELECTRICAL SPECIFICATIONS ........................................................................................................................ 28

6.1 DC CHARACTERISTICS ......................................................................................................................................... 28

6.1.1 Absolute Maximum Ratings ......................................................................................................................... 28

6.1.2 Recommended Operating Condition ............................................................................................................ 28

6.1.3 Leakage Current and Capacitance .............................................................................................................. 29

6.1.4 DC Characteristics of 3.3V I/O Pins ........................................................................................................... 29

6.2 THERMAL CHARACTERISTICS ............................................................................................................................... 29

6.3 POWER CONSUMPTION ......................................................................................................................................... 30

6.4 POWER-UP SEQUENCE .......................................................................................................................................... 31

6.5 AC TIMING CHARACTERISTICS ............................................................................................................................. 32

6.5.1 Clock Timing ................................................................................................................................................ 32

6.5.2 Reset Timing ................................................................................................................................................ 32

6.5.3 Serial EEPROM Timing ............................................................................................................................... 33

7 PACKAGE INFORMATION ................................................................................................................................... 34

7.1 68-PIN QFN 8X8 PACKAGE ................................................................................................................................... 34

7.2 RECOMMENDED PCB FOOTPRINT FOR 68-PIN QFN 8X8 PACKAGE ....................................................................... 35

8 ORDERING INFORMATION ................................................................................................................................. 36

9 REVISION HISTORY .............................................................................................................................................. 37

APPENDIX A. DEFAULT WAKE-ON-LAN (DWOL) READY MODE ..................................................................... 38