<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>
System Register index by encoding
</title><link rel="stylesheet" type="text/css" href="insn.css" /></head><body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="sysregindex">System Register index by instruction and encoding</h1><p>Below are indexes for registers and operations accessed in the following ways:</p><p>For AArch32</p><ul><li><a href="#mrc_mcr_32">MRC/MCR</a></li><li><a href="#mrs_msr_32">MRS/MSR</a></li><li><a href="#vmrs_vmsr_32">VMRS/VMSR</a></li><li><a href="#mrrc_mcrr_32">MRRC/MCRR</a></li></ul><p>For AArch64</p><ul><li><a href="#mrs_msr_64">MRS/MSR</a></li><li><a href="#tlbi_64">TLBI</a></li><li><a href="#sysl_sys_64">SYSL/SYS</a></li><li><a href="#dc_ic_64">DC/IC</a></li><li><a href="#at_64">AT</a></li></ul><h2>Registers and operations in AArch32</h2>
<h2 class="sysregindex"><a name="mrc_mcr_32" id="mrc_mcr_32">
Accessed using MRC/MCR:
</a></h2><table class="instructiontable">
<thead>
<tr class="header1">
<th colspan="5">Register selectors</th>
<th rowspan="2">Name</th>
<th rowspan="2">Description</th>
</tr>
<tr class="header2">
<th class="bitfields">coproc</th>
<th class="bitfields">opc1</th>
<th class="bitfields">CRn</th>
<th class="bitfields">CRm</th>
<th class="bitfields">opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0000</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgdidr.html">DBGDIDR</a>
</td>
<td>Debug ID Register</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0000</td>
<td class="bitfields">010</td>
<td>
<a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a>
</td>
<td>Debug OS Lock Data Transfer Register, Receive, External View</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0001</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgdscrint.html">DBGDSCRint</a>
</td>
<td>Debug Status and Control Register, Internal View</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0010</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgdccint.html">DBGDCCINT</a>
</td>
<td>DCC Interrupt Enable Register</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0010</td>
<td class="bitfields">010</td>
<td>
<a href="AArch32-dbgdscrext.html">DBGDSCRext</a>
</td>
<td>Debug Status and Control Register, External View</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0011</td>
<td class="bitfields">010</td>
<td>
<a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a>
</td>
<td>Debug OS Lock Data Transfer Register, Transmit</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0101</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>
</td>
<td>Debug Data Transfer Register, Receive</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0101</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>
</td>
<td>Debug Data Transfer Register, Transmit</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0110</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgwfar.html">DBGWFAR</a>
</td>
<td>Debug Watchpoint Fault Address Register</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0110</td>
<td class="bitfields">010</td>
<td>
<a href="AArch32-dbgoseccr.html">DBGOSECCR</a>
</td>
<td>Debug OS Lock Exception Catch Control Register</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">0111</td>
<td class="bitfields">000</td>
<td>
<a href="AArch32-dbgvcr.html">DBGVCR</a>
</td>
<td>Debug Vector Catch Register</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">xxxx</td>
<td class="bitfields">100</td>
<td>
<a href="AArch32-dbgbvrn.html">DBGBVR<n></a>
</td>
<td>Debug Breakpoint Value Registers</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">xxxx</td>
<td class="bitfields">101</td>
<td>
<a href="AArch32-dbgbcrn.html">DBGBCR<n></a>
</td>
<td>Debug Breakpoint Control Registers</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">xxxx</td>
<td class="bitfields">110</td>
<td>
<a href="AArch32-dbgwvrn.html">DBGWVR<n></a>
</td>
<td>Debug Watchpoint Value Registers</td>
</tr>
<tr>
<td class="bitfields">1110</td>
<td class="bitfields">000</td>
<td class="bitfields">0000</td>
<td class="bitfields">xxxx</td>
<td class="bitfields">1
ARMv8寄存器手册，网页版
5星 · 超过95%的资源 需积分: 48 93 浏览量
2018-11-05
19:00:25
上传
评论 2
收藏 1.69MB RAR 举报 
ARMv8寄存器手册，网页版 （809个子文件） 
insn.css 8KB
enc_index.html 219KB func_index.html 200KB AArch64-esr_elx.html 157KB AArch32-hsr.html 103KB AArch64-hcr_el2.html 67KB ext_enc_index.html 65KB AArch64-regindex.html 51KB ext_alpha_index.html 48KB AArch32-hcr.html 46KB AArch32-regindex.html 45KB ext-gicc_ctlr.html 37KB AArch32-sctlr.html 30KB AArch32-par.html 30KB AArch64-sctlr_el1.html 29KB ext-edprsr.html 29KB AArch32-dbgvcr.html 26KB AArch32-dfsr.html 25KB ext-gicd_ctlr.html 25KB AArch64-dspsr_el0.html 24KB AArch64-spsr_el3.html 24KB AArch32-ttbcr.html 24KB AArch64-spsr_el2.html 24KB AArch32-fpscr.html 23KB AArch64-spsr_el1.html 23KB AArch64-tcr_el1.html 23KB AArch32-fpexc.html 21KB AArch32-hsctlr.html 21KB AArch32-ifsr.html 20KB AArch32-id_mmfr1.html 20KB AArch32-scr-s.html 20KB ext-edscr.html 20KB AArch64-id_mmfr1_el1.html 19KB AArch32-icc_ctlr.html 19KB AArch32-ich_hcr.html 19KB AArch64-icc_ctlr_el3.html 19KB AArch64-ifsr32_el2.html 19KB AArch64-fpexc32_el2.html 19KB AArch32-dbgbcrn.html 18KB AArch64-mdcr_el2.html 18KB AArch64-ich_hcr_el2.html 18KB AArch64-scr_el3.html 18KB AArch32-dbgdscrext.html 18KB ext-gits_basern.html 18KB AArch32-hdcr.html 18KB AArch32-hcptr.html 17KB AArch32-icc_mctlr.html 17KB AArch64-dbgbcrn_el1.html 17KB AArch32-dspsr.html 17KB AArch32-cpacr.html 17KB ext-gicr_vpendbaser.html 17KB AArch64-mdcr_el3.html 16KB AArch64-mdscr_el1.html 16KB AArch32-pmcr.html 16KB AArch64-fpcr.html 16KB AArch32-nsacr.html 16KB AArch64-icc_ctlr_el1.html 16KB AArch32-dbgwcrn.html 16KB AArch64-icc_bpr1_el1.html 16KB AArch32-id_mmfr2.html 16KB AArch64-pmcr_el0.html 15KB AArch64-dbgvcr32_el2.html 15KB ext-dbgbcrn_el1.html 15KB AArch32-ttbr0.html 15KB AArch32-icc_bpr1.html 15KB AArch32-mvfr0.html 15KB AArch32-ttbr1.html 15KB AArch64-dbgwcrn_el1.html 15KB AArch64-dbgbvrn_el1.html 15KB ext-gicr_ctlr.html 15KB AArch32-spsr_mon.html 15KB AArch64-id_mmfr2_el1.html 15KB AArch32-spsr_svc.html 15KB AArch32-spsr_und.html 15KB AArch32-spsr_abt.html 15KB AArch32-spsr_fiq.html 15KB AArch32-spsr_irq.html 15KB AArch32-spsr_hyp.html 14KB AArch64-sctlr_el2.html 14KB AArch64-spsr_und.html 14KB AArch64-spsr_fiq.html 14KB AArch64-spsr_irq.html 14KB AArch32-pmevtypern.html 14KB AArch32-mair1.html 14KB AArch32-mair0.html 14KB AArch64-spsr_abt.html 14KB AArch32-id_isar2.html 14KB AArch64-par_el1.html 14KB AArch32-id_pfr1.html 14KB AArch64-sctlr_el3.html 14KB AArch64-sysindex.html 14KB AArch32-id_mmfr3.html 14KB AArch32-id_mmfr0.html 14KB ext-dbgbvrn_el1.html 14KB AArch32-spsr.html 14KB AArch64-mvfr0_el1.html 14KB AArch64-ich_lrn_el2.html 13KB AArch32-id_isar3.html 13KB AArch32-sysindex.html 13KB AArch32-prrr.html 13KB共 809 条
- 1
- 2
- 3
- 4
- 5
- 6
- 9
资源评论
于佰文2023-01-30下载之后都是分散的网页，怎么合并到一起查看
