SystemVerilog for Verification

所需积分/C币:15 2017-10-01 14:45:21 2.5MB PDF
5
收藏 收藏
举报

SystemVerilog for Verification teaches the reader how to use the power of the new SystemVerilog testbench constructs plus methodology without requiring in-depth knowledge of Object Oriented Programming or Constrained Random Testing. The book covers the SystemVerilog verification constructs such as classes, program blocks, C interface, randomization, and functional coverage. SystemVerilog for Verification also reviews some design topics such as interfaces and array types. There are extensive code examples and detailed explanations. The book will be based on Synopsys courses, seminars, and tutorials that the author developed for SystemVerilog, Vera, RVM, and OOP. Concepts will be built up chapter-by-chapter, and detailed testbench using these topics will be presented in the final chapter. SystemVerilog for Verification concentrates on the best practices for verifying your design using the power of the language.  

...展开详情
试读 127P SystemVerilog for Verification
立即下载 低至0.43元/次 身份认证VIP会员低至7折
一个资源只可评论一次,评论内容不能少于5个字
上传资源赚积分or赚钱
    最新推荐
    SystemVerilog for Verification 15积分/C币 立即下载
    1/127
    SystemVerilog for Verification第1页
    SystemVerilog for Verification第2页
    SystemVerilog for Verification第3页
    SystemVerilog for Verification第4页
    SystemVerilog for Verification第5页
    SystemVerilog for Verification第6页
    SystemVerilog for Verification第7页
    SystemVerilog for Verification第8页
    SystemVerilog for Verification第9页
    SystemVerilog for Verification第10页
    SystemVerilog for Verification第11页
    SystemVerilog for Verification第12页
    SystemVerilog for Verification第13页
    SystemVerilog for Verification第14页
    SystemVerilog for Verification第15页
    SystemVerilog for Verification第16页
    SystemVerilog for Verification第17页
    SystemVerilog for Verification第18页
    SystemVerilog for Verification第19页
    SystemVerilog for Verification第20页

    试读结束, 可继续阅读

    15积分/C币 立即下载 >