/////////////////////////////////////////////////////////////////////
//// ////
//// JPEG Run-Length testbench ////
//// ////
//// Author: Richard Herveille ////
//// richard@asics.ws ////
//// www.asics.ws ////
//// ////
/////////////////////////////////////////////////////////////////////
//// ////
//// Copyright (C) 2001 Richard Herveille ////
//// richard@asics.ws ////
//// ////
//// This source file may be used and distributed without ////
//// restriction provided that this copyright statement is not ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer.////
//// ////
//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////
//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////
//// POSSIBILITY OF SUCH DAMAGE. ////
//// ////
/////////////////////////////////////////////////////////////////////
// CVS Log
//
// $Id: bench.v,v 1.1.1.1 2002/03/26 07:25:12 rherveille Exp $
//
// $Date: 2002/03/26 07:25:12 $
// $Revision: 1.1.1.1 $
// $Author: rherveille $
// $Locker: $
// $State: Exp $
//
// Change History:
// $Log: bench.v,v $
// Revision 1.1.1.1 2002/03/26 07:25:12 rherveille
// First upload
//
`timescale 1ns/10ps
module bench();
//
// variables
//
reg clk;
reg [11:0] din;
reg go;
reg rst;
wire [ 3:0] rlen, size;
wire [11:0] amp;
wire den;
//
// module body
//
// hookup rle
jpeg_rle dut(
.clk(clk),
.rst(rst),
.ena(1'b1),
.go(go),
.din(din),
.rlen(rlen),
.size(size),
.amp(amp),
.den(den)
);
always #5 clk <= !clk;
initial
begin
clk = 0;
go = 1'b0;
// reset system
rst = 0;
#26; // wait a while
rst = 1;
//send sample block through rle encoder
@(posedge clk);
din <= 15;
go <= 1'b1;
@(posedge clk);
din <= 0;
go <= 1'b0;
@(posedge clk);
din <= -2;
@(posedge clk);
din <= -1;
repeat(3)@(posedge clk);
din <= 0;
repeat(2)@(posedge clk);
din <= -1;
@(posedge clk);
din <= 0;
repeat(64-9)@(posedge clk);
// wait a while
repeat(20)@(posedge clk);
$stop;
end
endmodule
没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
收起资源包目录
wavelet.rar (50个子文件)
fpgajpeg
qnr
jpeg_qnr.v 5KB
bench
bench_qnr_top.v 5KB
bench_div_top.v 4KB
timescale.v 23B
attic
ro_cnt.v 4KB
div_us.v 3KB
div.v 5KB
ud_cnt.v 4KB
div_uu.v 6KB
div_su.v 5KB
run_length_coding
bench
bench.v.txt 4KB
jpeg_rle1.v 9KB
attic
jpeg_rle2.v 3KB
jpeg_rzs.v 6KB
jpeg_rle.v 6KB
jpeg
jpeg_encoder.v 8KB
bench_top
jpeg_encoder.v 26KB
sim
Makefile.txt 3KB
hdl.var 1KB
cds.lib 57B
dct
rtl_sim
Makefile.txt 3KB
dctub.v 5KB
dct_mac.v 4KB
ro_cnt.v 4KB
dct_cos_table.v 236KB
dct_syn.v 4KB
fdct.v 10KB
zigzag.v 8KB
huffman
bench
lfsr.v 4KB
generic_dpram.v 13KB
generic_fifo_lfsr.v 7KB
timescale.v 23B
bench_top.v 7KB
huffman_enc.v 6KB
huffman_dec.v 6KB
huffman_tables.v 60KB
ud_cnt.v 4KB
dct_bench
bench_top.v 12KB
dct.v 9KB
dctu.v 4KB
rgb2ycrcb
rgb2ycrcb.v 5KB
rgb2ycrcb.mpf 19KB
work
_info 77B
transcript 3KB
rgb2ycrcb_webAddress.txt 114B
rgb2ycrcb
_info 77B
modelsim.ini 18KB
tcl_stacktrace.txt 606B
rgb2ycrcb_testbench.v 5KB
www.pudn.com.txt 218B
共 50 条
- 1
lof11
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
- 1
- 2
- 3
前往页