LPDDR5 Specification Item# 1854.99A
Page 3
7.2.3 Write Clock Always on mode (WCK Always on mode) ............................................ 229
7.3 Row operation .......................................................................................................... 234
7.3.1 Active Command ..................................................................................................... 234
7.3.1.1 8-Bank mode SDRAM Operation ............................................................................. 236
7.3.1.2 BG mode SDRAM Operation ................................................................................... 236
7.3.2 Pre-Charge Operation ............................................................................................. 237
7.3.2.1 Pre-Charge Operation ............................................................................................. 237
7.3.2.2 Auto-Precharge Operation ....................................................................................... 241
7.3.2.2.1 Delay time from Write to Read with Auto Precharge ................................................ 242
7.3.2.2.2 Burst Read with Auto-Precharge ............................................................................. 243
7.3.2.2.3 Burst Write with Auto-Precharge .............................................................................. 244
7.4 Read/Write Operation .............................................................................................. 246
7.4.1 Read and Write Access Operations ......................................................................... 246
7.4.2 Read Preamble and Postamble ............................................................................... 246
7.4.3 Burst Read Operation .............................................................................................. 247
7.4.3.1 Read Timing ............................................................................................................. 247
7.4.3.2 Read to Read Operation without additional WCK2CK-sync .................................... 248
7.4.3.3 Read to Read Operation with additional WCK2CK-sync ......................................... 249
7.4.3.4 Read operation followed by write operation ............................................................. 249
7.4.4 READ Burst end to PRECHARGE Delay (tRBTP)................................................... 251
7.4.5 RDQS Mode ............................................................................................................ 253
7.4.5.1 RDQS Timing ........................................................................................................... 253
7.4.5.2 RDQS Related Functionalities ................................................................................. 254
7.4.5.3 Mode Registers for RDQS ....................................................................................... 255
7.4.5.4 RDQS Pattern Definition .......................................................................................... 256
7.4.6 Write Preamble and Postamble ............................................................................... 259
7.4.7 Burst Write Operation .............................................................................................. 260
7.4.7.1 Write Timing ............................................................................................................. 260
7.4.7.2 Write to Write Operation without additional WCK2CK-sync ..................................... 261
7.4.7.3 Write to Write Operation with additional WCK2CK-sync .......................................... 262
7.4.7.4 Write operation followed by read operation ............................................................. 262
7.4.8 Read and Write Latency .......................................................................................... 263
7.4.8.1 Read and Read-to-Precharge Latencies ................................................................. 263
7.4.8.2 Write Latency ........................................................................................................... 264
7.4.8.3 Write Recovery time ................................................................................................. 267
7.4.9 Masked Write ........................................................................................................... 269
7.4.10 Data Mask (DM) and Data Bus Inversion (DBI-DC) Function .................................. 274
7.4.10.1 DMI Pin Behavior with Write Related Commands ................................................... 275
7.4.10.2 DMI Pin Behavior with Read and MRR Command .................................................. 277
7.4.10.3 DMI Pin Behavior with Read FIFO and Read DQ Calibration Commands .............. 278
7.5 Refresh operation .................................................................................................... 280
7.5.1 Refresh command ................................................................................................... 280
7.5.2 Refresh Requirement ............................................................................................... 288
7.5.3 Optimized Refresh ................................................................................................... 289
7.5.4 Self Refresh Operation ............................................................................................ 290
7.5.4.1 Power Down Entry and Exit during Self refresh ....................................................... 292
7.5.4.2 Command input Timing after Power Down Exit during Self Refresh ........................ 294
7.5.4.3 Self Refresh AC Timing Table .................................................................................. 295
7.5.4.4 MRR, MRW, RFF, WFF, RDC, MPC Command during tXSR .................................. 296
7.5.5 Partial Array Self Refresh (PASR) ............................................................................ 297
7.5.5.1 PASR Segment Masking .......................................................................................... 297
7.5.6 Partial Array Refresh Control (PARC) ...................................................................... 297
5星 · 超过95%的资源 需积分: 44 16 浏览量
2020-12-12
23:07:32
上传
评论 7
收藏 12.32MB PDF 举报 
正版胡一星2023-07-28规范中的技术细节覆盖了LPDDR5的各个方面，对于技术研发人员来说非常实用。
葡萄的眼泪2023-07-28文档内容清晰简洁，适合初学者和专业人士阅读。
南小鹏2023-07-28这个文件详细介绍了LPDDR5规范，对于了解该技术来说非常有帮助。
大禹倒杯茶2023-07-28通过本文件，读者可以了解到LPDDR5的特性和性能提升，对于行业内人士具有很高的参考价值。
H等等H2023-07-28文件结构清晰，章节划分合理，方便读者查找所需信息。
