没有合适的资源?快使用搜索试试~ 我知道了~
Cyclone II handbook
5星 · 超过95%的资源 需积分: 12 15 下载量 96 浏览量
2010-03-11
15:24:12
上传
评论
收藏 5.47MB PDF 举报
温馨提示
试读
460页
Cyclone II, Cyclone II handbook, Cyclone II memory blocks, Cyclone II external memory interfaces, Cyclone II I/O standards, Cyclone II PCB layout, Cyclone II package information, Cyclone II PLLs, Cyclone II architecture, Cyclone II timing specifications, Cyclone II DC characteristics
资源推荐
资源详情
资源评论
Copyright © 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device des-
ignations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Al-
tera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants
performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the ap-
plication or use of any information, product, or service described herein except as expressly agreed to in writing by Altera
Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in-
formation and before placing orders for products or services.
ii Altera Corporation
Altera Corporation iii
Contents
Chapter Revision Dates ........................................................................... xi
About This Handbook ............................................................................ xiii
How to Contact Altera .......................................................................................................................... xiii
Typographic Conventions .................................................................................................................... xiii
Section I. Cyclone II Device Family Data Sheet
Revision History .................................................................................................................................... 1–1
Chapter 1. Introduction
Introduction ............................................................................................................................................ 1–1
Low-Cost Embedded Processing Solutions .................................................................................. 1–1
Low-Cost DSP Solutions ................................................................................................................. 1–1
Features ................................................................................................................................................... 1–2
Document Revision History ................................................................................................................. 1–8
Chapter 2. Cyclone II Architecture
Functional Description .......................................................................................................................... 2–1
Logic Elements ....................................................................................................................................... 2–2
LE Operating Modes ........................................................................................................................ 2–4
Logic Array Blocks ................................................................................................................................ 2–7
LAB Interconnects ............................................................................................................................ 2–8
LAB Control Signals ......................................................................................................................... 2–8
MultiTrack Interconnect ..................................................................................................................... 2–10
Row Interconnects .......................................................................................................................... 2–10
Column Interconnects .................................................................................................................... 2–12
Device Routing ............................................................................................................................... 2–15
Global Clock Network & Phase-Locked Loops ............................................................................... 2–16
Dedicated Clock Pins ..................................................................................................................... 2–20
Dual-Purpose Clock Pins .............................................................................................................. 2–20
Global Clock Network ................................................................................................................... 2–21
Global Clock Network Distribution ............................................................................................ 2–23
PLLs .................................................................................................................................................. 2–25
Embedded Memory ............................................................................................................................. 2–27
Memory Modes ............................................................................................................................... 2–30
Clock Modes .................................................................................................................................... 2–31
M4K Routing Interface .................................................................................................................. 2–31
Embedded Multipliers ........................................................................................................................ 2–32
iv Altera Corporation
Cyclone II Device Handbook, Volume 1
Contents
Multiplier Modes ............................................................................................................................ 2–35
Embedded Multiplier Routing Interface ..................................................................................... 2–36
I/O Structure & Features .................................................................................................................... 2–37
External Memory Interfacing ....................................................................................................... 2–44
Programmable Drive Strength .....................................................................................................2–49
Open-Drain Output ........................................................................................................................ 2–50
Slew Rate Control ........................................................................................................................... 2–51
Bus Hold .......................................................................................................................................... 2–51
Programmable Pull-Up Resistor .................................................................................................. 2–51
Advanced I/O Standard Support ................................................................................................ 2–52
High-Speed Differential Interfaces ..............................................................................................2–53
Series On-Chip Termination ......................................................................................................... 2–55
I/O Banks ........................................................................................................................................ 2–57
MultiVolt I/O Interface ................................................................................................................. 2–60
Chapter 3. Configuration & Testing
IEEE Std. 1149.1 (JTAG) Boundary Scan Support ............................................................................. 3–1
Configuration ......................................................................................................................................... 3–5
Operating Modes ................................................................................................................................... 3–5
Configuration Schemes ......................................................................................................................... 3–6
Cyclone II Automated Single Event Upset Detection ...................................................................... 3–7
Custom-Built Circuitry .................................................................................................................... 3–7
Software Interface ............................................................................................................................. 3–7
Document Revision History ................................................................................................................. 3–8
Chapter 4. Hot Socketing & Power-On Reset
Introduction ............................................................................................................................................ 4–1
Cyclone II Hot-Socketing Specifications ............................................................................................ 4–1
Devices Can Be Driven before Power-Up ..................................................................................... 4–2
I/O Pins Remain Tri-Stated during Power-Up ............................................................................ 4–2
Hot-Socketing Feature Implementation in Cyclone II Devices ....................................................... 4–3
Power-On Reset Circuitry .................................................................................................................... 4–5
"Wake-up" Time for Cyclone II Devices ....................................................................................... 4–5
Conclusion .............................................................................................................................................. 4–7
Document Revision History ................................................................................................................. 4–7
Chapter 5. DC Characteristics & Timing Specifications
Operating Conditions ........................................................................................................................... 5–1
Single-Ended I/O Standards .......................................................................................................... 5–5
Differential I/O Standards .............................................................................................................. 5–7
DC Characteristics for Different Pin Types ..................................................................................... 5–11
On-Chip Termination Specifications ........................................................................................... 5–12
Power Consumption ........................................................................................................................... 5–13
Timing Specifications .......................................................................................................................... 5–14
Preliminary & Final Timing Specifications ................................................................................. 5–14
Performance .................................................................................................................................... 5–15
Internal Timing ............................................................................................................................... 5–18
Altera Corporation v
Cyclone II Device Handbook, Volume 1
Contents
Cyclone II Clock Timing Parameters ........................................................................................... 5–22
Clock Network Skew Adders .......................................................................................................5–28
IOE Programmable Delay ............................................................................................................. 5–29
Default Capacitive Loading of Different I/O Standards .......................................................... 5–30
I/O Delays ....................................................................................................................................... 5–31
Maximum Input & Output Clock Rate ....................................................................................... 5–43
High Speed I/O Timing Specifications ....................................................................................... 5–52
External Memory Interface Specifications .................................................................................. 5–60
JTAG Timing Specifications .......................................................................................................... 5–61
PLL Timing Specifications ............................................................................................................ 5–63
Duty Cycle Distortion ......................................................................................................................... 5–64
DCD Measurement Techniques ................................................................................................... 5–65
Document Revision History ............................................................................................................... 5–71
Chapter 6. Reference & Ordering Information
Software .................................................................................................................................................. 6–1
Device Pin-Outs ..................................................................................................................................... 6–1
Ordering Information ........................................................................................................................... 6–1
Document Revision History ................................................................................................................. 6–2
Section II. Clock Management
Revision History .................................................................................................................................... 6–1
Chapter 7. PLLs in Cyclone II Devices
Introduction ............................................................................................................................................ 7–1
Cyclone II PLL Hardware Overview .................................................................................................. 7–2
PLL Reference Clock Generation ................................................................................................... 7–6
Clock Feedback Modes ....................................................................................................................... 7–10
Normal Mode .................................................................................................................................. 7–10
Zero Delay Buffer Mode ................................................................................................................ 7–11
No Compensation Mode ............................................................................................................... 7–12
Source-Synchronous Mode ........................................................................................................... 7–13
Hardware Features .............................................................................................................................. 7–14
Clock Multiplication & Division .................................................................................................. 7–14
Programmable Duty Cycle ........................................................................................................... 7–15
Phase-Shifting Implementation .................................................................................................... 7–16
Control Signals ................................................................................................................................ 7–17
Manual Clock Switchover ............................................................................................................. 7–20
Clocking ................................................................................................................................................ 7–21
Global Clock Network ................................................................................................................... 7–21
Clock Control Block ....................................................................................................................... 7–24
Global Clock Network Clock Source Generation ...................................................................... 7–26
Global Clock Network Power Down ........................................................................................... 7–28
clkena signals .................................................................................................................................. 7–29
Board Layout ........................................................................................................................................ 7–30
剩余459页未读,继续阅读
资源评论
- liuruoting2015-05-16很好的资料,感谢分享
forlvzz
- 粉丝: 1
- 资源: 3
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- tensorflow-2.7.3-cp39-cp39-manylinux2010-x86-64.whl
- tensorflow-2.7.2-cp39-cp39-manylinux2010-x86-64.whl
- Python版本快速排序源代码
- Python 语言版的快速排序算法实现
- 450815388207377安卓_base.apk
- 超微主板 X9DRE-TF+ bios 支持 nvme启动
- 基于Python通过下载气象数据和插值拟合离散数据曲线实现对寒潮过程的能量分析
- 健身房系统的设计与实现论文Java项目
- 使用TCP实现的搜索可用服务器
- 使用贪心算法解决会议时间安排问题的 Java 示例代码
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功