Version 1.01.00 r11 21-Feb-2008 DRAFT MIPI Alliance Specification for DSI
Copyright © 2005-2008 MIPI Alliance, Inc. All rights reserved.
MIPI Alliance Member Confidential.
DRAFT MIPI Alliance Specification for Display
Serial Interface
Draft Version 1.01.00 Release 11 – 21 February 2008
Further technical changes to this document are expected as work continues in the Display Working Group
Version 1.01.00 r11 21-Feb-2008 DRAFT MIPI Alliance Specification for DSI
Copyright © 2005-2008 MIPI Alliance, Inc. All rights reserved.
MIPI Alliance Member Confidential.
ii
NOTICE OF DISCLAIMER 1
The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled 2
by any of the authors or developers of this material or MIPI. The material contained herein is provided on 3
an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS 4
AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all 5
other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if 6
any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of 7
accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of 8
negligence. 9
ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET 10
POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD 11
TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY 12
AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR 13
MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE 14
GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, 15
CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER 16
CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR 17
ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, 18
WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH 19
DAMAGES. 20
Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is 21
further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the 22
contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; 23
and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance 24
with the contents of this Document. The use or implementation of the contents of this Document may 25
involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents, 26
patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI 27
does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any 28
IPR or claims of IPR as respects the contents of this Document or otherwise. 29
Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to: 30
MIPI Alliance, Inc. 31
c/o IEEE-ISTO 32
445 Hoes Lane 33
Piscataway, NJ 08854 34
Attn: Board Secretary 35
36
Version 1.01.00 r11 21-Feb-2008 DRAFT MIPI Alliance Specification for DSI
Copyright © 2005-2008 MIPI Alliance, Inc. All rights reserved.
MIPI Alliance Member Confidential.
iii
Contents 37
Draft Version 1.01.00 Release
11 – 21 February 2008 .................................................................................... i38
1
Overview ............................................................................................................................................... 1139
1.1
Scope ............................................................................................................................................. 1140
1.2
Purpose .......................................................................................................................................... 1141
2
Terminology (informative) .................................................................................................................... 1242
2.1
Definitions ..................................................................................................................................... 1243
2.2
Abbreviations ................................................................................................................................ 1344
2.3
Acronyms ...................................................................................................................................... 1345
3
References (informative) ....................................................................................................................... 1646
3.1
Display Bus Interface Standards for Parallel Signaling (DBI and DBI-2) .................................... 1647
3.2
Display Pixel Interface Standards for Parallel Signaling (DPI and DPI-2) ................................... 1648
3.3
MIPI Alliance Standard for Display Command Set (DCS) ........................................................... 1749
3.4
MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) ..................................................... 1750
3.5
MIPI Alliance Specification for D-PHY (D-PHY) ........................................................................ 1751
4
DSI Introduction .................................................................................................................................... 1852
4.1
DSI Layer Definitions ................................................................................................................... 1953
4.2
Command and Video Modes ......................................................................................................... 2054
4.2.1
Command Mode .................................................................................................................... 2055
4.2.2
Video Mode Operation .......................................................................................................... 2056
4.2.3
Virtual Channel Capability .................................................................................................... 2157
5
DSI Physical Layer ................................................................................................................................ 2258
5.1
Data Flow Control ......................................................................................................................... 2259
5.2
Bidirectionality and Low Power Signaling Policy ......................................................................... 2260
5.3
Command Mode Interfaces ........................................................................................................... 2361
5.4
Video Mode Interfaces .................................................................................................................. 2362
5.5
Bidirectional Control Mechanism .................................................................................................. 2363
Version 1.01.00 r11 21-Feb-2008 DRAFT MIPI Alliance Specification for DSI
Copyright © 2005-2008 MIPI Alliance, Inc. All rights reserved.
MIPI Alliance Member Confidential.
iv
5.6
Clock Management ........................................................................................................................ 2464
5.6.1
Clock Requirements .............................................................................................................. 2465
5.6.2
Clock Power and Timing ....................................................................................................... 2566
5.7
System Power-Up and Initialization .............................................................................................. 2567
6
Multi-Lane Distribution and Merging ................................................................................................... 2768
6.1
Multi-Lane Interoperability and Lane-number Mismatch ............................................................. 2869
6.1.1
Clock Considerations with Multi-Lane .................................................................................. 2970
6.1.2
Bi-directionality and Multi-Lane Capability ......................................................................... 2971
6.1.3
SoT and EoT in Multi-Lane Configurations .......................................................................... 2972
7
Low-Level Protocol Errors and Contention ........................................................................................... 3273
7.1
Low-Level Protocol Errors ............................................................................................................ 3274
7.1.1
SoT Error ............................................................................................................................... 3275
7.1.2
SoT Sync Error ...................................................................................................................... 3376
7.1.3
EoT Sync Error ...................................................................................................................... 3377
7.1.4
Escape Mode Entry Command Error ..................................................................................... 3478
7.1.5
LP Transmission Sync Error .................................................................................................. 3479
7.1.6
False Control Error ................................................................................................................ 3480
7.2
Contention Detection and Recovery .............................................................................................. 3581
7.2.1
Contention Detection in LP Mode ......................................................................................... 3582
7.2.2
Contention Recovery Using Timers ...................................................................................... 3583
7.3
Additional Timers .......................................................................................................................... 3884
7.3.1
Turnaround Acknowledge Timeout (TA_TO) ....................................................................... 3885
7.3.2
Peripheral Reset Timeout (PR_TO) ....................................................................................... 3886
7.4
Acknowledge and Error Reporting Mechanism ............................................................................ 3987
8
DSI Protocol .......................................................................................................................................... 4088
8.1
Multiple Packets per Transmission ................................................................................................ 4089
8.2
Packet Composition ....................................................................................................................... 4190
8.3
Endian Policy ................................................................................................................................. 4291
Version 1.01.00 r11 21-Feb-2008 DRAFT MIPI Alliance Specification for DSI
Copyright © 2005-2008 MIPI Alliance, Inc. All rights reserved.
MIPI Alliance Member Confidential.
v
8.4
General Packet Structure ............................................................................................................... 4292
8.4.1
Long Packet Format ............................................................................................................... 4293
8.4.2
Short Packet Format .............................................................................................................. 4494
8.5
Common Packet Elements ............................................................................................................. 4495
8.5.1
Data Identifier Byte ............................................................................................................... 4496
8.5.2
Error Correction Code ........................................................................................................... 4597
8.6
Interleaved Data Streams ............................................................................................................... 4598
8.6.1
Interleaved Data Streams and Bi-directionality ..................................................................... 4699
8.7
Processor to Peripheral Direction (Processor-Sourced) Packet Data Types .................................. 46100
8.8
Processor-to-Peripheral Transactions – Detailed Format Description ........................................... 47101
8.8.1
Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h) ........................... 47102
8.8.2
EoTp, Data Type = 00 1000 (08h) ......................................................................................... 48103
8.8.3
Color Mode Off Command, Data Type = 00 0010 (02h) ...................................................... 49104
8.8.4
Color Mode On Command, Data Type = 01 0010 (12h) ....................................................... 49105
8.8.5
Shutdown Peripheral Command, Data Type = 10 0010 (22h) ............................................... 49106
8.8.6
Turn On Peripheral Command, Data Type = 11 0010 (32h) ................................................. 49107
8.8.7
Generic Short WRITE Packet with 0, 1, or 2 parameters, Data Types = 00 0011 (03h), 01 108
0011 (13h), 10 0011 (23h), Respectively .............................................................................................. 49
109
8.8.8
Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100 (04h), 01 0100 110
(14h), 10 0100(24h), Respectively ........................................................................................................ 49
111
8.8.9
DCS Commands .................................................................................................................... 50112
8.8.10
Set Maximum Return Packet Size, Data Type = 11 0111 (37h) ............................................ 51113
8.8.11
Null Packet (Long), Data Type = 00 1001 (09h) ................................................................... 51114
8.8.12
Blanking Packet (Long), Data Type = 01 1001 (19h)............................................................ 51115
8.8.13
Generic Long Write, Data Type = 10 1001 (29h) .................................................................. 51116
8.8.14
Packed Pixel Stream, 16-bit Format, Long packet, Data Type 00 1110 (0Eh) ...................... 52117
8.8.15
Packed Pixel Stream, 18-bit Format, Long packet, Data type = 01 1110 (1Eh) .................... 53118
8.8.16
Pixel Stream, 18-bit Format in Three Bytes, Long packet, Data Type = 10 1110 (2Eh) ....... 54119
8.8.17
Packed Pixel Stream, 24-bit Format, Long packet, Data Type = 11 1110 (3Eh) ................... 55120
- 1
- 2
- 3
前往页