***************************************************************************************
* PROJECT ARCHIVE SUMMARY REPORT
*
* (archive_project_summary.txt)
*
* PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
* WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
* This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
* This section summarizes the list of design runs for which the results were included
* or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
* This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
* This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
* This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
* This section summarizes the list of referenced 'remote' files that were 'imported'
* into the archived project
*
* Section (3.3) - SOURCES SUMMARY
* This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
* This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
* This section summarizes the list of journal/log files that were added to the archive
*
***************************************************************************************
Section (1) - PROJECT INFORMATION
---------------------------------
Name = Tetris
Directory = C:/Vivado/Tetris
WARNING: Please verify the compiled library directory path for the following property in the
current project. The path may point to an invalid location after opening this project.
This could happen if the project was unarchived in a location where this path is not
accessible. To resolve this issue, please set this property with the desired path
before launching simulation:-
Property = compxlib.xsim_compiled_library_dir
Path =
Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-
<synth_1>
<impl_1>
<impl_2>
Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-
Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-
None
Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.
<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None
<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None
Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-
<constrs_1>
None
<sim_1>
None
<sources_1>
None
Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-
<sources_1>
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/vga.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/clk_unit.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/Tetris_Datapath.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/game_control_unit.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/key.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/vag_top.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/merge.v
./Tetris.srcs/sources_1/imports/Tetris_Zedboard/tetris.v
<constrs_1>
./Tetris.srcs/constrs_1/new/tetris_basys3.xdc
<sim_1>
./Tetris.srcs/sim_1/new/sim.v
Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-
<sources_1>
None
Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-
Source File = E:/Digilent/Instructable/俄罗斯方块Verilog课程设计/Tetris_Zedboard/vivado.jou
Archived Location = ./Tetris/vivado.jou
Source File = E:/Digilent/Instructable/俄罗斯方块Verilog课程设计/Tetris_Zedboard/vivado.log
Archived Location = ./Tetris/vivado.log
没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
收起资源包目录
基于FPGA的俄罗斯方块的实现Tetris.7z (128个子文件)
elaborate.bat 388B
simulate.bat 264B
compile.bat 258B
runme.bat 229B
runme.bat 229B
tetris.bit 2.09MB
tetris_routed.dcp 1.49MB
tetris_placed.dcp 1.01MB
tetris_opt.dcp 631KB
tetris.dcp 589KB
tetris.edf 6.96MB
usage_statistics_webtalk.html 27KB
usage_statistics_ext_labtool.html 3KB
tetris.incr 112B
.xsim_webtallk.info 59B
vivado.jou 2KB
vivado_6184.backup.jou 635B
vivado.jou 635B
vivado.jou 629B
webtalk_7776.backup.jou 584B
webtalk.jou 583B
ISEWrap.js 7KB
ISEWrap.js 7KB
rundef.js 1KB
rundef.js 1KB
runme.log 45KB
vivado.log 28KB
runme.log 27KB
elaborate.log 3KB
compile.log 2KB
webtalk_7776.backup.log 946B
webtalk.log 945B
labtool_webtalk.log 373B
simulate.log 50B
Tetris.lpr 343B
.lpr 290B
fsm_encoding.os 205B
vivado.pb 77KB
place_design.pb 17KB
route_design.pb 15KB
xelab.pb 6KB
opt_design.pb 5KB
xvlog.pb 3KB
write_bitstream.pb 3KB
init_design.pb 2KB
tetris_power_summary_routed.pb 723B
tetris_utilization_placed.pb 249B
tetris_utilization_synth.pb 249B
vivado.pb 149B
tetris_route_status.pb 44B
tetris_drc_routed.pb 37B
sim_vlog.prj 1001B
tetris.psr 0B
tetris_timing_summary_routed.rpt 110KB
tetris_io_placed.rpt 60KB
tetris_clock_utilization_routed.rpt 15KB
tetris_utilization_placed.rpt 9KB
tetris_power_routed.rpt 8KB
tetris_utilization_synth.rpt 7KB
tetris_control_sets_placed.rpt 4KB
tetris_drc_routed.rpt 2KB
tetris_drc_opted.rpt 2KB
tetris_route_status.rpt 588B
tetris_power_routed.rpx 1.21MB
tetris_timing_summary_routed.rpx 94KB
.init_design.begin.rst 179B
.route_design.begin.rst 179B
.place_design.begin.rst 179B
.write_bitstream.begin.rst 179B
.opt_design.begin.rst 179B
.vivado.begin.rst 178B
.vivado.begin.rst 178B
.route_design.end.rst 0B
.Vivado_Implementation.queue.rst 0B
.init_design.end.rst 0B
.opt_design.end.rst 0B
.vivado.end.rst 0B
.place_design.end.rst 0B
.write_bitstream.end.rst 0B
.vivado.end.rst 0B
.Vivado_Synthesis.queue.rst 0B
ISEWrap.sh 2KB
ISEWrap.sh 2KB
runme.sh 1KB
runme.sh 1KB
tetris.tcl 4KB
tetris.tcl 2KB
sim.tcl 460B
archive_project_summary.txt 5KB
htr.txt 381B
htr.txt 373B
vga.v 21KB
Tetris_Datapath.v 20KB
merge.v 5KB
game_control_unit.v 5KB
key.v 4KB
tetris.v 3KB
glbl.v 1KB
vag_top.v 1KB
TB.v 1KB
共 128 条
- 1
- 2
资源评论
- syd31002024-04-23资源内容总结的很到位,内容详实,很受用,学到了~
- Paradise9592021-06-15用户下载后在一定时间内未进行评价,系统默认好评。
- 当千2021-12-27用户下载后在一定时间内未进行评价,系统默认好评。
LEEE@FPGA
- 粉丝: 3986
- 资源: 89
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功