没有合适的资源?快使用搜索试试~ 我知道了~
车载以太网PHY TJA1101B数据手册.pdf
需积分: 37 25 下载量 190 浏览量
2021-11-17
10:25:54
上传
评论
收藏 1.09MB PDF 举报
温馨提示


试读
58页
The TJA1101B is a 100BASE-T1-compliant Ethernet PHY optimized for automotive use cases such as gateways, IP camera links, radar modules, driver assistance systems and back-bone networks. The device provides 100 Mbit/s transmit and receive capability over a single unshielded twisted-pair cable, supporting a cable length of up to at least 15 m. The TJA1101B has been designed for automotive robustness and ISO 26262, ASIL-A compliance, while minimizing power consumption and system costs.
资源推荐
资源详情
资源评论

















TJA1101B
100BASE-T1 PHY for automotive Ethernet
Rev. 1 — 1 March 2021 Product data sheet
1 General description
The TJA1101B is a 100BASE-T1-compliant Ethernet PHY optimized for automotive use
cases such as gateways, IP camera links, radar modules, driver assistance systems and
back-bone networks. The device provides 100 Mbit/s transmit and receive capability over
a single unshielded twisted-pair cable, supporting a cable length of up to at least 15 m.
The TJA1101B has been designed for automotive robustness and ISO 26262, ASIL-A
compliance, while minimizing power consumption and system costs.
Being ASIL-A compliant, adequate safety features have been implemented to ensure that
ASIL requirements are met at system level. Additional documentation, including a safety
manual, is available on request.
The TJA1101B supports OPEN Alliance TC-10-compliant sleep and wake-up request
forwarding, with an always-on power domain connected directly to the battery supply
without the need for a dedicated voltage regulator.
2 Features and benefits
2.1 General
• 100BASE-T1 PHY
• MII- and RMII-compliant interfaces
• Compact 36-pin HVQFN package (6 × 6 mm) for PCB space-constrained applications
• ISO 26262, ASIL-A compliant
2.2 Optimized for automotive use cases
• Transmitter optimized for capacitive coupling to unshielded twisted-pair cable
• Adaptive receive equalizer optimized for automotive cable length of up to at least 15 m
• Enhanced integrated PAM-3 pulse shaping for low RF emissions
• EMC-optimized output driver strength for MII and RMII
• MDI pins meet class IV conducted emission limit as per OPEN Alliance EMC
Specification 2.0
• MDI pins protected against ESD to ±6 kV HBM and ±8 kV IEC61000-4-2
• MDI pins protected against transients in automotive environment
• MDI pins do not need external filtering or ESD protection
• Automotive-grade temperature range from -40 °C to +125 °C
• Automotive product qualification in accordance with AEC-Q100
• Host-configurable MDI polarity
• Automated polarity detection and correction

NXP Semiconductors
TJA1101B
100BASE-T1 PHY for automotive Ethernet
2.3 Low-power mode
• OPEN Alliance TC-10-compliant sleep and wake-up forwarding
– Robust remote wake-up detection via bus lines
– Wake-up forwarding at PHY level (supporting global system wake-up)
• Inhibit output for voltage regulator control
• Dedicated PHY enable/disable input pin to minimize power consumption
• Local wake-up pin
• Wake-up via SMI-access
2.4 Diagnosis
• Signal Quality Indicator for real-time monitoring of link stability and transmitted data
quality
• Diagnosis of cable errors (shorts and opens)
• Gap-free supply undervoltage detection with fail-silent behavior
• Internal, external and remote loopback modes
2.5 Miscellaneous
• Reverse MII mode for back-to-back connection of two PHYs
• On-chip regulators to provide 3.3 V single-supply operation
• Supports optional 1.8 V external supply for digital core
• On-chip termination resistors for the differential cable pair
• Jumbo frame support up to 16 kB
3 Ordering information
PackageType number
Name Description Version
TJA1101BHN HVQFN36 plastic thermal enhanced very thin quad flat package; no leads; 36
terminals; body 6 × 6 × 0.85 mm
SOT1092-2
Table 1. Ordering information
TJA1101B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
Product data sheet Rev. 1 — 1 March 2021
2 / 58

NXP Semiconductors
TJA1101B
100BASE-T1 PHY for automotive Ethernet
4 Block diagram
A block diagram of the TJA1101B is shown in Figure 1. The 100BASE-T1 section
contains the functional blocks specified in the 100BASE-T1 standard that make up the
Physical Coding Sublayer (PCS) and the Physical Medium Attachment (PMA) layer for
both the transmit and receive signal paths. The MII/RMII interface (including the Serial
Management Interface (SMI)) conforms to IEEE 802.3 clause 22.
Additional blocks are defined for mode control, register configuration, interrupt control,
system configuration, reset control, local wake-up, remote wake-up, undervoltage
detection and configuration control. A number of power-supply-related functional blocks
are defined: an internal 1.8 V regulator for the digital core, a Very Low Power (VLP)
supply for Sleep mode, the reset circuit, supply monitoring and inhibit control.
The clock signals needed for the operation of the PHY are generated in the PLL block,
derived from an external crystal or an oscillator input signal.
Pin strapping allows a number of default PHY settings (e.g. Master or Slave
configuration) to be hardware-configured at power-up.
aaa-028109
INT_N CONTROL
TOP MODE CONTROL
AND REGISTERS
BASIC CONTROL
BASIC STATUS
MODE CONTROL
CONFIGURATION
INTERRUPT SOURCE
INTERRUPT MASK
EXTENDED STATUS
CONFIG CONTROL
PHY MODE
CONTROL
LDO 1V8 DIG AND
1.8 V/3V3 UV DETECTION
SMI
UV 3V3
DETECTION
ACTIVITY
DETECT
GND
UV 3V3
DETECTION
V
DDA(3V3)
VLP/RESET/
UV VBAT
INH
V
BAT
INH
WAKE_IN_OUT
EN
1V2
reset
INT_N
1V8 SELECTSEL_1V8
MDC
V
DDD(1V8)
V
DDD(3V3)
XO-OSC/
CLOCK
XI
XO
MDIO
CONFIG[3:0]
RESET CONTROLRST_N
PCS-TX
PMA
TRANSMITTER
PCS-RX
PMA
RECEIVER
PHY CONTROL
RMII/MII
LOGIC
FRONT-END/
HYBRID
PLL
TRX_P
TRX_M
TXER
TXEN
TXD[3:0]
TXC
RXD[3:0]
RXDV/CRSDV
RXER
RXC/REF_CLK
100BASE-T1
PHY
V
DD(IO)
V
DD(IO)
V
DDA(TX)
V
DDA(TX)
PHYAD[1:0]
CLK_IN_OUT
Figure 1. Block diagram
TJA1101B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
Product data sheet Rev. 1 — 1 March 2021
3 / 58

NXP Semiconductors
TJA1101B
100BASE-T1 PHY for automotive Ethernet
5 Pinning information
5.1 Pinning
The pin configuration of the TJA1101B is shown in Figure 2. Since 100BASE-T1 allows
for full-duplex bidirectional communication, the standard MII signals COL and CRS are
not needed.
TJA1101B
9 19
8 20
7 21
6 22
5 23
4 24
3 25
2 26
1 27
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
terminal 1
index area
aaa-038948
INH
V
DDA(TX)
TRX_P
TRX_M
V
DDA(TX)
V
DDD(3V3)
V
DDD(1V8)
RXER/CONFIG3/TXCLK
RXDV/CONFIG2/CRSDV
Transparent top view
V
DD(IO)
CLK_IN_OUT
RXD3/CONFIG1
RXD2/CONFIG0
RXD1/PHYAD2
RXD0/PHYAD1
RXC/REF_CLK
GND
V
DD(IO)
M
D
I
O
E
N
T
X
E
R
T
X
D
0
T
X
D
1
T
X
D
2
T
X
D
3
T
X
E
N
T
X
C
V
BAT
WAKE_IN_OUT
V
DDA(3V3)
X
I
XO
SEL_1V8
RST_N
INT_N
MDC
Figure 2. Pin configuration diagram
Symbol Pin Type
[1]
Description
MDC 1 I SMI clock input (weak pull-down)
INT_N 2 O interrupt output (active-LOW, open-drain output, level-based)
RST_N 3 I reset input (active-LOW, weak pull-up)
SEL_1V8 4 I 1.8 V LDO mode selection (external or internal; weak pull-down)
XO 5 AO crystal feedback - used in all MII/RMII and Reverse MII modes when a 25 MHz crystal
is used
XI 6 AI crystal input - used in all MII/RMII and Reverse MII modes when a 25 MHz crystal is
used
V
DDA(3V3)
7 P 3.3 V analog supply voltage
WAKE_IN_OUT 8 AIO local/forwarding wake-up input/output (configurable)
V
BAT
9 P battery supply voltage
INH 10 AO inhibit output for voltage regulator control (V
BAT
-related, active-HIGH)
Table 2. Pin description
TJA1101B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
Product data sheet Rev. 1 — 1 March 2021
4 / 58

NXP Semiconductors
TJA1101B
100BASE-T1 PHY for automotive Ethernet
Symbol Pin Type
[1]
Description
V
DDA(TX)
[2]
11 P 3.3 V analog supply voltage for the transmitter
TRX_P 12 AIO + terminal for transmit/receive signal
TRX_M 13 AIO - terminal for transmit/receive signal
V
DDA(TX)
[2]
14 P 3.3 V analog supply voltage for the transmitter
V
DDD(3V3)
15 P 3.3 V digital supply voltage
V
DDD(1V8)
16 P 1.8 V digital supply voltage (internally or externally generated; needs to be filtered if
generated internally)
RXER 17 O MII/RMII receive error output
CONFIG3 17 I pin strapping configuration input 3
TXCLK 17 O transmit clock output in test mode and during slave jitter test
RXDV 18 O MII receive data valid output
CONFIG2 18 I pin strapping configuration input 2
CRSDV 18 O RMII mode: carrier sense/receive data valid output
V
DD(IO)
[3]
19 P 3.3 V I/O supply voltage
CLK_IN_OUT 20 IO 25 MHz reference clock input/output (configurable)
RXD3 21 O MII mode: receive data output, bit 3 of RXD[3:0] nibble
CONFIG1 21 I pin strapping configuration input 1
RXD2 22 O MII mode: receive data output, bit 2 of RXD[3:0] nibble
CONFIG0 22 I pin strapping configuration input 0
RXD1 23 O MII mode: receive data output, bit 1 of RXD[3:0] nibble
RMII mode: receive data output, bit 1 of RXD[1:0] nibble
PHYAD2 23 I pin strapping configuration input for bit 2 of the PHY address used for the SMI
address/Cipher scrambler
RXD0 24 O MII mode: receive data output, bit 0 of RXD[3:0] nibble
RMII mode: receive data output, bit 0 of RXD[1:0] nibble
PHYAD1 24 I pin strapping configuration input for bit 1 of the PHY address used for the SMI
address/Cipher scrambler
O MII mode: external 25 MHz receive clock outputRXC 25
I MII reverse mode: 25 MHz receive clock input
I RMII mode: interface reference clock input (50 MHz external oscillator)REF_CLK 25
O RMII mode: interface reference clock output (25 MHz crystal at PHY or 25 MHz clock
at input of pin CLK_IN_OUT)
GND
[4]
26 G ground reference
V
DD(IO)
[3]
27 P 3.3 V I/O supply voltage
O MII mode: 25 MHz transmit clock outputTXC 28
I MII reverse mode: external 25 MHz transmit clock input
TXEN 29 I MII/RMII mode: transmit enable input (active-HIGH; weak pull-down)
TXD3 30 I MII mode: transmit data input, bit 3 of TXD[3:0] nibble (weak pull-down)
Table 2. Pin description...continued
TJA1101B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
Product data sheet Rev. 1 — 1 March 2021
5 / 58
剩余57页未读,继续阅读
资源评论


Wu_Jerry123
- 粉丝: 1
- 资源: 10
上传资源 快速赚钱
我的内容管理 展开
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助


安全验证
文档复制为VIP权益,开通VIP直接复制
