没有合适的资源?快使用搜索试试~ 我知道了~
JESD204B_Standard.pdf
需积分: 15 24 下载量 190 浏览量
2020-04-20
15:34:49
上传
评论 2
收藏 1.95MB PDF 举报
温馨提示
试读
147页
JESD204B_Standard标准,指导射频通信开发使用! 是高速ADC/DAC的权威标准,在军工领域广泛应用。
资源推荐
资源详情
资源评论
JEDEC
STANDARD
Serial Interface for Data Converters
JESD204B
(Revision of JESD204A, April 2008)
JULY 2011
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
Downloaded by changhui liu (liuchanghui1987@126.com) on Apr 20, 2020, 12:27 am PDT
AVIC
NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and
approved through the JEDEC Board of Directors level and subsequently reviewed and approved
by the JEDEC legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum
delay the proper product for use by those other than JEDEC members, whether the standard is to
be used either domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption
may involve patents or articles, materials, or processes. By such action JEDEC does not assume
any liability to any patent owner, nor does it assume any obligation whatever to parties adopting
the JEDEC standards or publications.
The information included in JEDEC standards and publications represents a sound approach to
product specification and application, principally from the solid state device manufacturer
viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or
publication may be further processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in
the standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or
publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under
Standards and Documents for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2011
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
This document may be downloaded free of charge; however JEDEC retains the
copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
Downloaded by changhui liu (liuchanghui1987@126.com) on Apr 20, 2020, 12:27 am PDT
AVIC
PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards and Documents
for alternative contact information.
Downloaded by changhui liu (liuchanghui1987@126.com) on Apr 20, 2020, 12:27 am PDT
AVIC
Downloaded by changhui liu (liuchanghui1987@126.com) on Apr 20, 2020, 12:27 am PDT
AVIC
JEDEC Standard No. 204B
Page 1
SERIAL INTERFACE FOR DATA CONVERTERS
(From JEDEC Board Ballot JCB-08-01 and JCB-11-47, formulated under the cognizance of JC-16
Committee on Interface Technology.)
1 Scope
This specification describes a serialized interface between data converters and logic devices. It contains
normative information to enable designers to implement devices that communicate with other devices
covered by this specification. Informative annexes are included to clarify and exemplify the specification.
Due to the range of applications involved, the intention of the document is to completely specify only the
serial data interface and the link protocol. Certain signals common to both the interface and the function
of the device, such as device clocks and control interfaces, have application-dependent requirements.
Devices may also have application-dependent modes, such as a low power / shutdown mode that will
affect the interface. In these instances, the specification merely constrains other device properties as they
relate to the interface, and leaves the specific implementation up to the designer.
Revision A of the standard was expanded to support serial data interfaces consisting of single or multiple
lanes per converter device. In addition, converter functionality (ADC or DAC) can be distributed over
multiple devices:
• All parallel running devices are implemented or specified to run synchronously with each other using
the same data format.
• Normally this means that they are part of the same product family.
Revision B of the standard now supports the following additional functions:
• Mechanism for achieving repeatable, programmable deterministic delay across the JESD204 link.
• Support for serial data rates up to 12.5 Gbps.
• Transition from using frame clock as the main clock source to using device clock as the main clock
source. Device clock frequency requirements offer much more flexibility compared to requiring a
frame clock input.
The logic device (e.g. ASIC or FPGA) is always assumed to be a single device.
Figure
1 compares the scope of the original JESD204 specification and its revisions.
Downloaded by changhui liu (liuchanghui1987@126.com) on Apr 20, 2020, 12:27 am PDT
AVIC
剩余146页未读,继续阅读
资源评论
changhui.liu
- 粉丝: 0
- 资源: 21
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功