arm cortex-m85 技术参考手册 TRM

Arm

®

Cortex

®

-M85 Processor

Revision: r1p0

Technical Reference Manual

Non-Confidential

Copyright © 2020–2022 Arm Limited (or its affiliates).

All rights reserved.

Issue 06

101924_0100_06_en

Document history

Issue Date Confidentiality Change

specifically stated.

Your access to the information in this document is conditional upon your acceptance that you

will not use or permit others to use the information for the purposes of determining whether

implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO

WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION,

THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-

INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE

DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has

undertaken no analysis to identify or understand the scope and content of, patents, copyrights,

ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL,

INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND

REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS

DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that

any use, duplication or disclosure of this document complies fully with any relevant export laws

and regulations to assure that this document or any portion thereof is not exported, directly

or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s

customers is not intended to create or refer to any partnership relationship with any other

company. Arm may make changes to this document at any time and without notice.

follow Arm’s trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2020–2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

This document is Non-Confidential. The right to use, copy and disclose this document may be

subject to license restrictions in accordance with the terms of the agreement entered into by Arm

and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

documentation-feedback-survey.

Arm values inclusive communities. Arm recognizes that we and our industry have used language

that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future

issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

1. Preface.............................................................................................................................................................17

2.2 Cortex

-M85 features................................................................................................................................ 22

2.3 Supported standards and specifications................................................................................................. 24

2.4 Design tasks...................................................................................................................................................26

2.5 Documentation..............................................................................................................................................27

2.6 Product revisions.......................................................................................................................................... 28

3. Technical overview.......................................................................................................................................29

3.1 Cortex

-M85 processor components..................................................................................................... 29

3.2 Interfaces........................................................................................................................................................ 38

3.3 Security........................................................................................................................................................... 39

3.4 Functional safety and reliability................................................................................................................ 39

3.5 Power intent.................................................................................................................................................. 40

3.6 Cortex

-M85 implementation options....................................................................................................41

4. Programmers model.....................................................................................................................................44

4.1 Security states, operation, and execution modes................................................................................. 44

4.2 Instruction set summary............................................................................................................................. 45

4.3 Exclusive monitor......................................................................................................................................... 46