已选条件 :  
img
An ASIC Design for a High Speed Implementation of the Hash Function SHA-256

An implementation of the hash functions SHA-256, 384 and 512 is presented, obtaining a high clock rate through a re- duction of the critical path length, both in the Expander and in the Compressor of