没有合适的资源?快使用搜索试试~ 我知道了~
CALCULATING SETTLING TIME FOR SWITCHED CAPACITOR ADCS
需积分: 1 0 下载量 126 浏览量
2012-12-31
09:02:43
上传
评论
收藏 227KB PDF 举报
温馨提示
试读
8页
Many of Silicon Lab’s devices feature an on-chip SAR analog-to-digital converter (ADC). These ADC’s use a sample capacitor that is charged to the voltage of the input signal that is used by the SAR logic to perform its data conversion. Due to the ADC’s sample capacitance, input impedance, and the external input circuitry, there will be a settling time required for the sample capacitor to assume the measured input signal voltage. This application note describes a method for calculating the required settling time for good ADC measurements and methods to achieve meeting settling time requirements.
资源推荐
资源评论
资源评论
alvin2525
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功